2 MEG x 8 DRAM

5.0V SELF REFRESH (MT4C2M8B1/2 S) 3.0/3.3V, SELF REFRESH (MT4LC2M8B1/2 S)

FEATURES

- SELF REFRESH, or "Sleep Mode"
- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: 11 row-addresses, 10 column-addresses (256ms):
- High-performance CMOS silicon-gate process
- Single +5V only or 3.0/3.3V only ±10% power supply
- All device pins are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR). HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4(L)C2M8B2 S only)
- 2,048-cycle refresh (4,096-cycle refresh available as MT4(L)C2M8A1/2 S)
- Low power, 2mW standby; 400mW active, typical (5V)

OPTIONS MARKING Timing

60ns access	-6
70ns access	-7
80ns access	-8
Dougos Cumpler	

• rower supply	
5V ±10% only	4C
3.0/3.3V ±10% only	4LC
A A A CICETO TATIONER	

 MASKED WRITE 	
Not available	B1 9
Available	B2 5

Packages	
Plastic 28-pin SOJ (400 mil)	DJ
Plastic 28-pin TSOP (400 mil)	TG
Plastic 32-pin SOJ (400 mil)	DL
Plastic 32-pin TSOP (400 mil)	TL

Part Number Example: MT4C2M8B1DJ-7 S

PART DESCRIPTION

MT4C2M8B1 S	5.0V, NONMASKED WRITE
MT4C2M8B2 S	5.0V, MASKED WRITE
MT4LC2M8B1 S	3.0V/3.3V, NONMASKED WRITE
MT4LC2M8B2 S	3 0V /3 3V MASKED WRITE

GENERAL DESCRIPTION


The MT4C2M8B1/2 S and MT4LC2M8B1/2 S are randomly accessed solid-state memories containing

	in SOJ	28-Pir	TSOP
(DO	C-4)	(DE)-3)
Voc [1	28 🛘 Vss	Vcc 🖂 1	28 🞞 Vss
DQ1 [2	27 DQ8	DQ1 🖂 2	27 🞞 DQ8
DQ2 [] 3	26 DQ7	DQ2 III 3	26 ED DQ7
DQ3 [4	25 D DQ6	DQ3 == 4	25 🞞 DQ6
DQ4 [5 WE [6	24 DQ5 23 D CAS	DQ4 = 5	24 🖽 DQ5
RAS 0 7	23 D CAS 22 D OE	WE == 6 RAS == 7	23 🞞 CAS 22 🖾 ÕE
NC E 8	21 1 49	*NC ## 8	22 H OE 21 H A9
A10 0 9	20 D A8	A10 = 9	20 ED A8
A0 [10	19 A7	A0 == 10	19 E A7
A1 [11	18 🛘 A6	A1 🖂 11	18 🖽 A6
A2 [12	17 D A5	A2 CC 12	17 🞞 A5
A3 🛘 13	16 D A4	A3 🖂 13	16 🞞 A4
Vcc [14	15 J Vss	Vcc □ 14	15 🖽 Vss
32-Pi	n SOJ	32-Pi	1 TSOP
(DC	C-5)	(DI	D-4)
Voc d 1	32 Uss	Vcc 📼 1	32 🗆 Vss
VCC U 1 DQ1 [] 2	32 U V88	DQ1 CE 2	31 D DQ8
002 [] 3	30 D DQ7	DQ2 == 3	30 E DQ7
DQ3 [4	29 DQ6	DQ3 □ 4	29 III DQ6
DQ4 [5	28 J DQ5	DQ4 🖂 5	28 🞞 DQ5
NC [6	27 🕽 CAS	NC CC 6	27 🎞 CAS
WE [7	26 D OE	<u>₩</u> ⊏ 7	26 🗁 🗺
RAS [8	25 D NC	RAS == 8	25 E NC
NC [9 *NC [10	24 D NC	NC III 9	24 - NC
A10 [11	23 A9 22 A8	*NC == 10 A10 == 11	23 🞞 A9 22 🎞 A8
A0 [] 12	21 D A7	A10 LLL 11 A0 LLL 12	22 ED A8
A1 0 13	20 0 46	A1 11 13	20 E A6
A2 0 14	19 D A5	A2 = 14	19 ED A5
A3 [15	18 B A4	A3 == 15	18 🖽 🗛
Vcc 16	17 🗅 Vas	Vcc = 16	17 🗖 Vss

16,777,216 bits organized in a x8 configuration. The MT4C2M8B1/2 S and the MT4LC2M8B1/2 S are the same DRAM versions except that the MT4LC2M8B1/2 S are low voltage versions of the MT4C2M8B1/2 S. The MT4LC2M8B1/2 S are designed to operate in either a 3.0V ±10% or a 3.3V ±10% memory system. All further references made for the MT4C2M8B1/2 S also apply to the MT4LC2M8B1/2 S, unless specifically stated otherwise. Each byte is uniquely addressed through the 21 address bits during READ or WRITE cycles. The address is entered first by RAS latching 11 bits (A0-A10) and then $\overline{\text{CAS}}$ latching 10 bits (A0-A10).

The MT4C2M8B2 S has NONPERSISTENT MASKED WRITE, allowing it to perform WRITE-PER-BIT accesses.

FUNCTIONAL BLOCK DIAGRAM 2048 ROWS



PIN DESCRIPTIONS

28-PIN DEVICE PIN NUMBERS	32-PIN DEVICE PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
7	8	RAS	Input	Row-Address Strobe: RAS is used to clock-in the 11 row-address bits and strobe the WE and DQs in the MASKED WRITE mode (MT4C2M8B2 S only).
23	27	CAS	Input	Column-Address Strobe: CAS is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
6	7	WE	Input	Write Enable: WE is used to select a READ (WE = HIGH) or WRITE (WE = LOW) cycle. WE also serves as a mask enable (WE = LOW) at the falling edge of RAS in a MASKED WRITE cycle (MT4C2M8B2 S).
22	26	ŌĒ	Input	Output Enable: \overline{OE} enables the output buffers when taken LOW during a READ access cycle. \overline{RAS} and \overline{CAS} must be LOW and \overline{WE} must be HIGH before \overline{OE} will control the output buffers. Otherwise, the output buffers are in a High-Z state.
10-13, 16-21, 9	12-15, 18-23, 11	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS to select one byte out of the 2 Meg available words.
2-5, 24-27	2-5, 28-31	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only).
8	6, 9, 24, 25, 10	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	1, 16	Vcc	Supply	Power Supply: +5V ±10% (C), 2.7V to 3.6V (LC)
15, 28	17, 32	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 21 address bits during READ or WRITE cycles. First, RAS is used to latch 11 bits (A0-A10) then, CAS latches 10 bits (A0-A9).

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes LOW.

READ or WRITE cycles are selected by \overline{WE} . A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High- Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by \overrightarrow{OE} and \overrightarrow{WE} .

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A11) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HIDDEN) so that all 2,048 combinations of RAS addresses (A0-A10) are executed at least every 256ms, regardless of sequence. The CBR REFRESH cycle will also invoke the

counter and controller for row-address control.

BBU is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low current, data retention cycle. RAS or CAS time refers to the time during which RAS or CAS transition from HIGH to LOW).

SELF REFRESH is similar to BBU except that the DRAM provides its own internal clocking during SLEEP mode. Thus, an external clock is not required which provides additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR

REFRESH cycle and holding both \overline{RAS} and \overline{CAS} LOW for a specified period. The industry standard for this value is 100µs minimum (${}^{t}RASS$). The DRAM will remain in the SELF REFRESH mode while \overline{RAS} and \overline{CAS} remain LOW. Once \overline{CAS} has been held LOW for 600µs (${}^{t}CHD$), \overline{CAS} is no longer required to remain LOW and becomes a "don't care." \overline{CAS} is a "don't care" until ${}^{t}CHS$, at which time \overline{CAS} must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking \overline{RAS} HIGH for the time minimum of an operation cycle, typically 200ns (tRPS). Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125µs per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes, such as CBR or \overline{RAS} -ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once ^tRPS has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM to ensure maximum data integrity and must be executed within three external refresh rate periods.

MASKED WRITE ACCESS CYCLE (MT4C2M8B2 S ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at RAS time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ8 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITEs, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C2M8B2 S MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time during which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C2M8B2 S MASKED WRITE EXAMPLE

TRUTH TABLE

				-		ADDRESSES			
FUNCTION		RAS	CAS	WE	<u>OE</u>	^t R	tC	DQs	NOTES
Standby		Н	H→X	Х	Х	Х	Х	High-Z	
READ		L	L	Н	L	ROW	COL	Data-Out	
EARLY-WRITE		L	L	L	Х	ROW	COL	Data-In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
FAST-PAGE-	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out	
MODE READ	2nd Cycle	L	H→L	Н	L	n/a	COL	Data-Out	
FAST-PAGE-	1st Cycle	L	H→L	L	Х	ROW	COL	Data-In	1
MODE WRITE	2nd Cycle	L	H→L	L	Х	n/a	COL	Data-In	1
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1_1_
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data-In	1, 2
RAS-ONLY REFRES	Н	L	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	Н	Х	X	Х	High-Z	
BBU REFRESH		H→L	L	Н	Х	Х	Х	High-Z	
SELF REFRESH		H→L	L	Н	Х	X	Х	High-Z	

NOTE:

- 1. Data-in will be dependent on the mask provided (MT4C2M8B2 S only). Refer to Figure 1.
- 2. EARLY WRITE only.

3-106

MICHON

MT4(L)C2M8B1/2 S 2 MEG x 8 WIDE DRAM

ABSOLUTE MAXIMUM RATINGS*

 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 30) ($0^{\circ}C \le T_{\Delta} \le 70^{\circ}C$; $Vcc = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1, 30
Input High (Logic 1) Voltage, all inputs	Vih	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	ViL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vın ≤ Vcc (All other pins not under test = 0V)	h	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (Iout = -2.5mA)	Vон	2.4		V	
Output Low Voltage (IOUT = 2.1mA)	Vol		0.4	V	

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31) (0°C $\leq T_{\Delta} \leq 70$ °C; Vcc = 2.7V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	2.7	3.6	V	1, 31
Input High (Logic 1) Voltage, all inputs	Vih	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	8.0	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ VIN ≤ Vcc (All other pins not under test = 0V)	lı .	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 3.6V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (lout = -2mA)	Vон	2.4		v	
Output Low Voltage (Iout = 2mA)	Vol		0.4	v	

DC OPERATING SPECIFICATIONS FOR 5V VERSION

A0-A9 and Din = Vcc - 0.2V or 0.2V (Din may be left open)

Notes: 1, 3, 4, 6, 7, 30) $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$			MAX]	
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: TTL (RAS = CAS = ViH)	Icc1	2	2	2	mA	
STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V)	Icc2	200	200	200	μА	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC ([MIN])	lcc3	140	130	120	mA	3, 4, 32
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ^t PC = ^t PC [MIN]; ^t CP, ^t ASC = 10ns)	Icc4	100	90	80	mA	3, 4, 32
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vin: ^t RC = ^t RC [MIN])	Icc5	140	130	120	mA	3, 32
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: \text{*RC} = \text{*RC} [MIN])	Icc6	140	130	120	mA	3, 5
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V oR CBR cycling; RAS = ^t RAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open), tRC = 125µs (1,024 rows at 125µs = 128ms)	Icc7	300	300	300	μА	3, 30
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with RAS ≥ tRASS (MIN) and CAS held LOW; WE = Vcc - 0.2V;	Icc8	300	300	300	μА	5

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31) ($0^{\circ}C \le T_A \le 70^{\circ}C$; Vcc = 2.7V to 3.6V)	MAY
(i MAX

					<u> </u>		
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES	
STANDBY CURRENT: TTL (RAS = CAS = VIH)	lcc1	2	2	2	mA		
STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V)	Icc2	200	200	200	μΑ	25	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	lcc3	140	130	120	mA	3, 4, 32	
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ^t PC = ^t PC [MIN]; ^t CP, ^t ASC = 10ns)	lcc4	100	90	80	mA	3, 4, 32	
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vih: ¹RC = ¹RC [MIN])	lcc5	140	130	120	mA	3, 32	
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: tRC = tRC [MIN])	lcc6	140	130	120	mA	3, 5	
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = ¹RAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open), ¹RC = 125µs (1,024 rows at 125µs = 128ms)	lcc7	300	300	300	μА	3, 30	
REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with RAS ≥ ¹RASS (MIN) and CAS held LOW; WE = Vcc - 0.2V; A0-A9 and DIN = Vcc - 0.2V or 0.2V (DIN may be left open)	lcc8	300	300	300	μА	5	

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10	Cıı	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C ₁₂	7	pF	2
Input/Output Capacitance: DQ	Cio	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) $(0^{\circ}C \le T_{A} \le +70^{\circ}C)$

AC CHARACTERISTICS	CTERISTICS -6 -7		-7	-8					
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	†RWC	155		180		200		ns	
FAST-PAGE-MODE	¹PC	35		40		45		ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	¹ PRWC	85		95		100		ns	
READ-WRITE cycle time									
Access time from RAS	tRAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15
Output Enable	^t OE		15		15		15	ns	
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	¹ CPA		35		40		45	ns	
RAS pulse width	†RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	†RSH	15		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	[†] CPN	10		10		10		ns	16
CAS precharge time (FAST-PAGE-MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row-address setup time	†ASR	0		0		0		ns	
Row-address hold time	†RAH	10		10		10		ns	
RAS to column-	†RAD	15	30	15	35	15	40	ns	18
address delay time									
Column-address setup time	†ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time	^t AR	50		55		60		ns	
(referenced to RAS)									
Column-address to	^t RAL	30		35		40		ns	
RAS lead time									
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time	^t RCH	0		0		0		ns	19, 26
(referenced to CAS)									
Read command hold time	^t RRH	0		0		0		ns	19
(referenced to RAS)									
CAS to output in Low-Z	^t CLZ	3		3		3		ns	35
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	20, 29, 35

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C $\leq T_A \leq +70$ °C)

AC CHARACTERISTICS			6	-7		-8		T	
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	twcs	0		0		0		ns	21, 26
Write command hold time	₩CH	10		15		15		ns	26
Write command hold time (referenced to RAS)	tWCR	45		55		60		ns	26
Write command pulse width	tWP	10		15	<u> </u>	15	†	ns	26
Write command to RAS lead time	^t RWL	15		20		20		ns	26
Write command to CAS lead time	,CMF	15		20		20	1	ns	26
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	†DH	10		15		15		ns .	22
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
RAS to WE delay time	^t RWD	85		95		105		ns	21
Column-address to WE delay time	tAWD.	55		60		65		ns	21
CAS to WE delay time	tCWD	40		45		45		ns	21
Transition time (rise or fall)	·Τ	3	50	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	^t REF		256		256		256	ms	-,
RAS to CAS precharge time	^t RPC	0		0		0	_	ns	
CAS setup time (CBR REFRESH)	^t CSR	5		5		5		ns	5
CAS hold time (CBR REFRESH)	[†] CHR	15		15		15		ns	5
WE hold time (MASKED WRITE and CBR REFRESH)	¹WRH	15		15		15		ns	26
WE setup time (CBR REFRESH)	¹WRP	10		10		10		ns	26
WE setup time (MASKED WRITE)	†WRS	10		10		10		ns	26
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
Output disable	dO	3	15	3	15	3	15	ns	35
OE hold time from WE during READ-MODIFY-WRITE cycle	'OEH	15		15		15		ns	28
RAS pulse width during SELF REFRESH cycle	^t RASS	100		100		100		μs	34
RAS precharge time during SELF REFRESH cycle	^t RPS	150		150		150		ns	34
CAS hold time during SELF REFRESH cycle	tCHS	-70		-70		-70		ns	34
CAS LOW to "don't care" during SELF REFRESH cycle	^t CHD	600		600		600		μs	29

NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = $5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up, followed by eight RAS refresh cycles (RAS -ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ¹REF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
 - VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to one TTL gate and 50pF.
- 14. Assumes that ¹RCD < ¹RCD (MAX). If ¹RCD is greater than the maximum recommended value shown in this table, ¹RAC will increase by the amount that ¹RCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD \text{ (MAX)}$.
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for ¹CPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, access time is controlled exclusively by ^tCAC.

- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol..
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if \overline{OE} is LOW, then taken HIGH before \overline{CAS} goes HIGH, Q goes open. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
- 25. All other inputs are at Vcc -0.2V.
- 26. Write command is defined as $\overline{\text{WE}}$ going LOW.
- 27. MT4C2M8B2 S only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both [†]OD and [†]OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.




NOTES(continued)

- 29. The DQs open during READ cycles once 'OD or 'OFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 30. BBU current is reduced as ^tRAS is reduced from its maximum specification during BBU cycle.
- The 5V version is restricted to operate between 4.5 V and 5.5V only.
- 32. The 3.0/3.3V version is restricted to operate between 2.7 V and 3.6V only. The -6 speed version is only valid


- for Vcc = 3.0V to 3.6 V whereas the -7 and -8 speed versions are valid for Vcc = 2.7V to 3.6V.
- 33. Column-address changes once while \overline{RAS} = V_{IL} and \overline{CAS} = V_{IH}.
- 34. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure the DRAM will be fully refreshed. Alternatively, distributed refreshes may be utilized provided CBR refreshes are employed.
- 35. The 3ns minimum is a parameter guaranteed by design.

WIDE DRAN

READ CYCLE




EARLY-WRITE CYCLE




NOTE:

1. Applies to MT4C2M8B2 S only; WE and DQ inputs on MT4C2M8B1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE cycles)




FAST-PAGE-MODE READ CYCLE




NOTE: 1. Applies to MT4C2M8B2 S only; WE and DQ inputs on MT4C2M8B1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE cycles)




NOTE: 1. Applies to MT4C2M8B2 S only; WE and DQ inputs on MT4C2M8B1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE. WE LOW at RAS time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)



NOTE: 1. Do not drive data prior to High-Z; that is completion of ^tOFF. ^tCPP is equal to ^tOFF + ^tDS(MIN) + guardband between data-out and driving new data-in.


CBR REFRESH CYCLE (A0-A10; OE = DON'T CARE)



DON'T CARE


W UNDEFINED

BBU REFRESH CYCLE (A0-A10; OE = DON'T CARE)



SELF REFRESH CYCLE ("SLEEP MODE")


(A0-A10; OE = DON'T CARE)



NOTE:


- 1. Once ^tRASS (MIN) is met and RAS remains LOW, the DRAM will enter SELF REFRESH mode.
- 2. Once ^tRPS is satisfied, a compete burst of all rows should be executed.

RAS-ONLY REFRESH CYCLE (OE and WE = DON'T CARE)



HIDDEN REFRESH CYCLE 24

 $\overline{\text{WE}} = \text{HIGH}; \overline{\text{OE}} = \text{LOW}$



W UNDEFINED