WIDE DRAM

2 MEG x 8 DRAM

5.0V, SELF REFRESH (MT4C2M8A1/2 S) 3.0/3.3V, SELF REFRESH (MT4LC2M8A1/2 S)

FEATURES

OPTIONS

- SELF REFRESH, or "Sleep Mode"
- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: 12 row-address, 9 column-addresses (512ms)
- High-performance CMOS silicon-gate process
- Single +5V only or 3.0/3.3V only $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4(L)C2M8A2 S only)
- 4,096-cycle refresh (2,048-cycle refresh available as MT4(L)C2M8B1/2 S)
- Low power, 2mW standby; 400mW active, typical (5V)

MARKING

| -6 |
|-----|
| -7 |
| -8 |
| |
| 4C |
| 4LC |
| |
| A1S |
| A2S |
| |
| DJ |
| TĠ |
| DL |
| TL |
| |

Part Number Example: MT4C2M8A1DJ-7 S

PART DESCRIPTION

| MT4C2M8A1 S | 5V, NONMASKED WRITE |
|--------------|---------------------------|
| MT4C2M8A2 S | 5V, MASKED WRITE |
| MT4LC2M8A1 S | 3.0/3.3V, NONMASKED WRITE |
| MT4LC2M8A2 S | 3.0/3.3V, MASKED WRITE |

GENERAL DESCRIPTION


The MT4C2M8A1/2 S and MT4LC2M8A1/2 S are randomly accessed solid-state memories containing 16,777,216 bits organized in a x8 configuration. The

| | n SOJ C-4) | 28-Pin TSOP (DD-3) | | | | |
|---|--|--|--|--|--|--|
| Vcc [1 | 28 7 Vss | Vcc CE 1 | 28 🎞 Vss | | | |
| DQ1 [2 DQ2 [3 | 27 DQ8 26 DQ7 | DQ1 III 2 DQ2 III 3 | 27 ED DQ8 | | | |
| DQ3 D 4 | 25 D DQ6 | DQ3 III 4 | 25 ED DQ | | | |
| DQ4 [] 5 | 24 DQ5 | DQ4 III 5 | 24 III DQ5 | | | |
| WE [6 | 23 CAS | WE CE 6 | 23 🎞 CAS | | | |
| RAS [7 | 22 🗅 ŌE | RAS 🗆 7 | 22 🎞 ŌĒ | | | |
| A11 🛭 8 | 21 🗅 🗛 | *A11 ഥ 8 | 21 🎞 A9 | | | |
| A10 [9 | 20 Þ A8 | A10 ഥ 9 | 20 🎞 A8 | | | |
| A0 🖸 10 | 19 🗅 A7 | A0 🎞 10 | 19 🎞 A7 | | | |
| A1 [11 | 18 2 A6 | A1 🖂 11 | 18 🞞 A6 | | | |
| A2 [] 12 | 17 D A5 | A2 CC 12 | 17 🗀 A5 | | | |
| A3 [13 Vcc [14 | 16 D A4 15 D Vss | A3 CC 13 Vcc CC 14 | 16 🖽 A4 15 🖽 Vss | | | |
| 32-Pi | n SOJ | 32-Pir | TSOP | | | |
| | C-5) | (DE | 0-4) | | | |
| (DC | • | | | | | |
| Vcc [1 | 32 D Vss | Voc III 1 | 32 III Vss | | | |
| Vcc [1 DQ1 [2 | 31 DQ8 | DQ1 🖂 2 | 31 🎞 DQ8 | | | |
| Vcc [1 DQ1 [2 DQ2 [3 | 31 DQ8 30 DQ7 | DQ1 == 2 DQ2 == 3 | 31 == DQ8 30 == DQ7 | | | |
| Vcc (1 DQ1 (2 DQ2 (3 DQ3 (4 | 31 DQ8 30 DQ7 29 DQ6 | DQ1 == 2 DQ2 == 3 DQ3 == 4 | 31 DQ8 30 DQ7 29 DQ6 | | | |
| Vcc [1 | 31 DQ8 30 DQ7 29 DQ6 28 DQ5 | DQ1 III 2 DQ2 III 3 DQ3 III 4 DQ4 III 5 | 31 | | | |
| Vcc (1 DQ1 (2 DQ2 (3 DQ3 (4 | 31 DQ8 30 DQ7 29 DQ6 | DQ1 == 2 DQ2 == 3 DQ3 == 4 | 31 | | | |
| Vcc [1 DQ1 [2 DQ2 [3 DQ3 [4 DQ4 [5 NC [6 WE [7] | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGS | DQ1 cc 2 DQ2 cc 3 DQ3 cc 4 DQ4 cc 5 NC cc 6 | 31 | | | |
| Vcc [1 DQ1 [2 DQ2 [3 DQ3 [4 DQ4 [5 NC [6 6 | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGS 26 DOE | DQ1 EE 2 DQ2 EE 3 DQ3 EE 4 DQ4 EE 5 NC EE 6 WE EE 7 | 31 H DQ8 30 H DQ7 29 H DQ6 28 H DQ5 27 H CAS 26 H OE | | | |
| Vcc 0 1 DQ1 0 2 DQ2 0 3 DQ3 0 4 DQ4 0 5 NC 0 6 WE 0 7 RAS 0 8 NC 0 9 | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGS 27 DGS 26 DÖE 25 DNC | DQ1 to 2 DQ2 to 3 DQ3 to 4 DQ4 to 5 NC to 6 WE to 7 RAS to 8 | 31 | | | |
| Vcc [1 DQ1 [2 DQ2 [3 DQ3 [4 DQ4 [5 NC [6 WE [7 7 RAS [8 NC [9 -411 [0 10 A10 [11] | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGS 26 DGE 25 DNC 24 DNC 23 DA9 22 DA8 | DQ1 III 2 DQ2 III 3 DQ3 III 4 DQ4 III 5 NC III 6 WE III 7 FAS III 8 NC III 9 *** 11 III II 10 A11 III II 10 | 31 | | | |
| Voc 1 1 2 1 2 1 2 3 1 4 1 2 1 1 1 1 1 1 1 1 | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGAS 26 DQC 27 DGAS 26 DNC 24 DNC 23 DAS 22 DAS 21 DA7 | DQ1 CC 2 DQ2 CC 3 DQ3 CC 4 DQ4 CC 5 NC CC 6 WE CC 7 RAS CC 8 NC CC 9 -A11 CC 10 A10 CC 11 A0 CC 12 | 31 | | | |
| Vcc 1 1 1 1 1 1 1 1 1 | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 28 DQ5 27 DG8 26 DGE 25 DNC 24 DNC 23 DA9 22 DA8 21 DA7 20 DA6 | DO1 E 2 DO2 H 3 DO3 H 4 DO4 E 5 NC H 6 WE H 7 RAS H 8 NC H 9 'A11 H 10 A10 H 11 A0 H 12 A1 H 13 | 31 | | | |
| Voc 1 1 2 1 2 1 2 3 1 4 1 2 1 1 1 1 1 1 1 1 | 31 DQ8 30 DQ7 29 DQ6 28 DQ6 27 DGAS 26 DQC 27 DGAS 26 DNC 24 DNC 23 DAS 22 DAS 21 DA7 | DQ1 CC 2 DQ2 CC 3 DQ3 CC 4 DQ4 CC 5 NC CC 6 WE CC 7 RAS CC 8 NC CC 9 -A11 CC 10 A10 CC 11 A0 CC 12 | 31 | | | |

MT4C2M8A1/2 S and the MT4LC2M8A1/2 S are the same DRAM versions except that the MT4LC2M8A1/2 S are low voltage versions of the MT4C2M8A1/2 S. The MT4LC2M8A1/2 S are designed to operate in either a 3.0V $\pm 10\%$ or a 3.3V $\pm 10\%$ memory system. All further references made for the MT4C2M8A1/2 S also apply to the MT4LC2M8A1/2 S, unless specifically stated otherwise. Each byte is uniquely addressed through the 21 address bits during READ or WRITE cycles. The address is entered first by \overline{RAS} latching 12 bits (A0-11) and then \overline{CAS} latching 9 bits (A0-A9).

The MT4C2M8A2 S has NONPERSISTENT MASKED WRITE, allowing it to perform WRITE-PER-BIT accesses.

FUNCTIONAL BLOCK DIAGRAM 4096 ROWS



PIN DESCRIPTIONS

| 28-PIN DEVICE PIN NUMBERS | 32-PIN DEVICE PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|------------------------------|------------------------------|---------|--------|---|
| 7 | 8 | RAS | Input | Row-Address Strobe: RAS is used to clock-in the 12 row- address bits and strobe the WE and DQs in the MASKED WRITE mode (MT4C2M8A2 S only). |
| 23 | 27 | CAS | Input | Column-Address Strobe: CAS is used to clock-in the 9 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. |
| 6 | 7 | WE | Input | Write Enable: WE is used to select a READ (WE = HIGH) or WRITE (WE = LOW) cycle. WE also serves as a mask enable (WE = LOW) at the falling edge of RAS in a MASKED WRITE cycle (MT4C2M8A2 S). |
| 22 | 26 | ŌĒ | Input | Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CAS must be LOW and WE must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state. |
| 10-13, 16-21, 9, 8 | 12-15, 18-23, 11, 10 | A0-A11 | Input | Address Inputs: These inputs are multiplexed and clocked by RAS and CAS to select one byte out of the 2 Meg available words. |
| 2-5, 24-27 | 2-5, 28-31 | DQ1-DQ8 | Input | Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only). |
| | 6, 9, 24, 25 | NC | - | No Connect: These pins should be either left unconnected or tied to ground. |
| 1, 14 | 1, 16 | Vcc | Supply | Power Supply: +5V ±10% (C), 2.7V to 3.6V (LC) |
| 15, 28 | 17, 32 | Vss | Supply | Ground |

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 21 address bits during READ or WRITE cycles. First, RAS is used to latch 12 bits (A0-A11) then, CAS latches 9 bits (A0-A8).

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes LOW.

READ or WRITE cycles are selected by WE. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by OE and WE.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-12) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HIDDEN) so that all 4,096 combinations of RAS addresses (A0-11) are executed at least every 512ms, regard-

less of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BBU is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low-current, data-retention cycle. RAS or CAS time refers to the time at which RAS or CAS transition from HIGH to LOW).

SELF REFRESH is similar to BBU except that the DRAM provides its own internal clocking during sleep mode. Thus, an external clock is not required for additional power savings and design ease. The SELF REFRESH version retains the extended refresh rate of 512ms.

MASKED WRITE ACCESS CYCLE (MT4C2M8A2 S ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at RAS time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ8 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITEs, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C2M8A2 S MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C2M8A2 S MASKED WRITE EXAMPLE

TRUTH TABLE

| | | | | | | ADDRE | SSES | | |
|-----------------|-----------|-------|-----|-----|-----|----------------|------|-------------------|-------|
| FUNCTION | | RAS | CAS | WE | ŌE | ^t R | tC t | DQs | NOTES |
| Standby | | Н | H→X | Х | Х | Х | Х | High-Z | |
| READ | | L | L | Н | L | ROW | COL | Data-Out | |
| EARLY-WRITE | | L | L | L | Х | ROW | COL | Data-In | 1 |
| READ-WRITE | - | L | L | H→L | L→H | ROW | COL | Data-Out, Data-In | 1 |
| FAST-PAGE- | 1st Cycle | L | H→L | Н | L | ROW | COL | Data-Out | |
| MODE READ | 2nd Cycle | L | H→L | Н | L | n/a | COL | Data-Out | |
| FAST-PAGE- | 1st Cycle | L | H→L | L | Х | ROW | COL | Data-In | 1 |
| MODE WRITE | 2nd Cycle | L | H→L | L | Х | n/a | COL | Data-In | 1 |
| FAST-PAGE-MODE | 1st Cycle | L | H→L | H→L | L→H | ROW | COL | Data-Out, Data-In | 1 |
| READ-WRITE | 2nd Cycle | L | H→L | H→L | L→H | n/a | COL | Data-Out, Data-In | 1 |
| HIDDEN | READ | L→H→L | L | Н | L | ROW | COL | Data-Out | |
| REFRESH | WRITE | L→H→L | L | L | Х | ROW | COL | Data-In | 1, 2 |
| RAS-ONLY REFRES | Н | L | Н | Х | х | ROW | n/a | High-Z | |
| CBR REFRESH | | H→L | L | Н | Х | Х | Х | High-Z | |
| BBU REFRESH | | H→L | ٦ | Н | Х | Х | Х | High-Z | |
| SELF REFRESH | | H→L | | Н | Х | х | Х | High-Z | |

NOTE: 1. Data-in will be dependent on the mask provided (MT4C2M8A2 S only). Refer to Figure 1.

2. EARLY WRITE only.



MT4(L)C2M8A1/2 S 2 MEG x 8 WIDE DRAM

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 30) ($0^{\circ}C \le T_{A} \le 70^{\circ}C$; $V_{CC} = 5V \pm 10\%$)

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|--------|------|-------|-------|-------|
| Supply Voltage | Vcc | 4.5 | 5.5 | V | 1, 30 |
| Input High (Logic 1) Voltage, all inputs | ViH | 2.4 | Vcc+1 | V | 1 |
| Input Low (Logic 0) Voltage, all inputs | VIL | -1.0 | 0.8 | V | 1 |
| INPUT LEAKAGE CURRENT Any input 0V ≤ ViN ≤ Vcc (All other pins not under test = 0V) | 1ı | -2 | 2 | μА | |
| OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V) | loz | -10 | 10 | μA | |
| OUTPUT LEVELS Output High Voltage (lout = -2.5mA) | Vон | 2.4 | | V | |
| Output Low Voltage (Iout = 2.1mA) | Vol | | 0.4 | ٧ | |

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31) (0° C $\leq T_{\Delta} \leq 70^{\circ}$ C; $V_{CC} = 2.7V$ to 3.6V)

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|--------|------|-------|-------|-------|
| Supply Voltage | Vcc | 2.7 | 3.6 | V | 1, 31 |
| Input High (Logic 1) Voltage, all inputs | ViH | 2.0 | Vcc+1 | V | 1 |
| Input Low (Logic 0) Voltage, all inputs | VIL | -1.0 | 0.8 | V | 1 |
| INPUT LEAKAGE CURRENT Any input 0V ≤ Vin ≤ Vcc (All other pins not under test = 0V) | lı . | -2 | 2 | μА | |
| OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 3.6V) | loz | -10 | 10 | μА | |
| OUTPUT LEVELS Output High Voltage (Iout = -2mA) | Vон | 2.4 | | V | |
| Output Low Voltage (IOUT = 2mA) | Vol | | 0.4 | V | |

MT4(L)C2M8A1/2 S 2 MEG x 8 WIDE DRAM

MAY

DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 30) (0° C $\leq T_A \leq 70^{\circ}$ C; Vcc = 5V $\pm 10\%$)

| | | 1 | MAX | | | |
|--|--------|-----|-----|-----|-------|----------|
| PARAMETER/CONDITION | SYMBOL | -6 | -7 | -8 | UNITS | NOTES |
| STANDBY CURRENT: TTL (RAS = CAS = VIH) | Icc1 | 2 | 2 | 2 | mA | |
| STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V) | Icc2 | 200 | 200 | 200 | μΑ | 25 |
| OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN]) | lcc3 | 110 | 100 | 90 | mA | 3, 4, 32 |
| OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN]; CP, ASC = 10ns) | Icc4 | 80 | 70 | 60 | mA | 3, 4, 32 |
| REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = ViH: ^t RC = ^t RC [MIN]) | Iccs | 110 | 100 | 90 | mA | 3, 32 |
| REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: \text{tRC} = \text{tRC} [MIN]) | Icc6 | 110 | 100 | 90 | mA | 3, 5 |
| REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = tRAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open), tRC = 125µs (1,024 rows at 125µs = 128ms) | lcc7 | 300 | 300 | 300 | μА | 3, 30 |
| REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with RAS ≥ ¹RASS (MIN) and CAS held LOW; WE = Vcc - 0.2V; A0-A9 and DIN = Vcc - 0.2V or 0.2V (DIN may be left open) | lcc8 | 300 | 300 | 300 | μА | 5 |



MT4(L)C2M8A1/2 S 2 MEG x 8 WIDE DRAM

DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31) (0° C $\leq T_A \leq 70^{\circ}$ C; Vcc = 2.7V to 3.6V)

| (Notes: 1, 3, 4, 6, 7, 31) (0°C $\le 1_A \le 70$ °C; $VCC = 2.7V$ to 3.6V) | | | MAX | |] | |
|---|--------|-----|-----|-----|-------|----------|
| PARAMETER/CONDITION | SYMBOL | -6 | -7 | -8 | UNITS | NOTES |
| STANDBY CURRENT: TTL (RAS = CAS = ViH) | Icc1 | 2 | 2 | 2 | mA | |
| STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V) | Icc2 | 200 | 200 | 200 | μА | 25 |
| OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC [MIN]) | lcc3 | 110 | 100 | 90 | mA | 3, 4, 32 |
| OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VI∟, CAS, Address Cycling: ¹PC = ¹PC [MIN]; ¹CP, ¹ASC = 10ns) | lcc4 | 80 | 70 | 60 | mA | 3, 4, 32 |
| REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Viii: ¹RC = ¹RC [MIN]) | lcc5 | 110 | 100 | 90 | mA | 3, 32 |
| REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: tRC = tRC [MIN]) | Icc6 | 110 | 100 | 90 | mA | 3, 5 |
| REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = IRAS (MIN) to 300ns; WE, A0-A11 and DIN = Vcc - 0.2V (DIN may be left open), IRC = 125µs (1,024 rows at 125µs = 128ms) | lcc7 | 300 | 300 | 300 | μА | 3, 30 |
| REFRESH CURRENT: SELF Average power supply current during SELF REFRESH: CBR cycle with RAS ≥ ¹RASS (MIN) and CAS held LOW; WE = Vcc - 0.2V; A0-A9 and DIN = Vcc - 0.2V or 0.2V (DIN may be left open) | Iccs | 300 | 300 | 300 | μА | 5 |

CAPACITANCE

| PARAMETER | SYMBOL | MAX | UNITS | NOTES |
|-------------------------------------|--------|-----|-------|-------|
| Input Capacitance: A0-A11 | Cit | 5 | pF | 2 |
| Input Capacitance: RAS, CAS, WE, OE | Cı2 | 7 | pF | 2 |
| Input/Output Capacitance: DQ | Сю | 7 | pF | 2 |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}C \le T_{A} \le +70^{\circ}C$)

| AC CHARACTERISTICS | | -6 | | | -7 | -8 | | | |
|--|-------------------|-----|---------|-----|--|-----|---------|-------|------------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Random READ or WRITE cycle time | ^t RC | 110 | | 130 | | 150 | | ns | |
| READ-WRITE cycle time | ^t RWC | 155 | | 180 | | 200 | | ns | |
| FAST-PAGE-MODE | ^t PC | 35 | | 40 | | 45 | | ns | |
| READ or WRITE cycle time | | | | | | | | | |
| FAST-PAGE-MODE | ^t PRWC | 85 | | 95 | | 100 | | ns | |
| READ-WRITE cycle time | | | | | | | | | |
| Access time from RAS | ¹RAC | | 60 | | 70 | | 80 | ns | 14 |
| Access time from CAS | [†] CAC | | 15 | | 20 | | 20 | ns | 15 |
| Output Enable | ¹OE | | 15 | | 15 | | 15 | ns | |
| Access time from column-address | ^t AA | | 30 | | 35 | | 40 | ns | |
| Access time from CAS precharge | ^t CPA | | 35 | | 40 | | 45 | ns | |
| RAS pulse width | †RAS | 60 | 100,000 | 70 | 100,000 | 80 | 100,000 | ns | |
| RAS pulse width (FAST-PAGE-MODE) | ^t RASP | 60 | 100,000 | 70 | 100,000 | 80 | 100,000 | ns | |
| RAS hold time | ^t RSH | 15 | | 20 | | 20 | | ns | |
| RAS precharge time | ^t RP | 40 | | 50 | | 60 | | ns | |
| CAS pulse width | 1CAS | 15 | 100,000 | 20 | 100,000 | 20 | 100,000 | ns | |
| CAS hold time | ^t CSH | 60 | | 70 | | 80 | | ns | |
| CAS precharge time | ^t CPN | 10 | | 10 | | 10 | | ns | 16 |
| CAS precharge time (FAST-PAGE-MODE) | ^t CP | 10 | | 10 | | 10 | | ns | |
| RAS to CAS delay time | ^t RCD | 15 | 45 | 20 | 50 | 20 | 60 | ns | 17 |
| CAS to RAS precharge time | ^t CRP | 5 | | 5 | | 5 | | ns | |
| Row-address setup time | tASR | 0 | | 0 | | 0 | | ns | |
| Row-address hold time | ^t RAH | 10 | | 10 | | 10 | | ns | |
| RAS to column- address delay time | ^t RAD | 15 | 30 | 15 | 35 | 15 | 40 | ns | 18 |
| Column-address setup time | †ASC | 0 | | 0 | | 0 | | ns | |
| Column-address hold time | ^t CAH | 10 | · - | 15 | | 15 | 1 | ns | - |
| Column-address hold time (referenced to RAS) | ^t AR | 50 | | 55 | | 60 | | ns | |
| Column-address to RAS lead time | ^t RAL | 30 | | 35 | | 40 | | ns | |
| Read command setup time | tRCS | 0 | 1 | 0 | | 0 | 1 | ns | 26 |
| Read command hold time (referenced to CAS) | ^t RCH | 0 | | 0 | | 0 | | ns | 19, 26 |
| Read command hold time (referenced to RAS) | [†] RRH | 0 | | 0 | | 0 | | ns | 19 |
| CAS to output in Low-Z | ^t CLZ | 3 | | 3 | | 3 | | ns | 34 |
| Output buffer turn-off delay | ^t OFF | 3 | 15 | 3 | 20 | 3 | 20 | ns | 20, 29, 34 |



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C)


| AC CHARACTERISTICS | | | 6 | | -7 | | -8 | | |
|--|------------------|-----|-----|-----|-----|-----|-----|-------|--------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | UNITS | NOTES |
| WE command setup time | twcs | 0 | | 0 | | 0 | | ns | 21, 26 |
| Write command hold time | ¹WCH | 10 | | 15 | | 15 | 1 | ns | 26 |
| Write command hold time | tWCR | 45 | | 55 | | 60 | | ns | 26 |
| (referenced to RAS) | | | | | Ì | | | | |
| Write command pulse width | tWP | 10 | | 15 | | 15 | | ns | 26 |
| Write command to RAS lead time | ^t RWL | 15 | | 20 | | 20 | | ns | 26 |
| Write command to CAS lead time | ^t CWL | 15 | | 20 | | 20 | | ns | 26 |
| Data-in setup time | tDS | 0 | | 0 | | 0 | | ns | 22 |
| Data-in hold time | ¹DH | 10 | | 15 | | 15 | | ns | 22 |
| Data-in hold time (referenced to RAS) | 'DHR | 45 | 1 | 55 | _ | 60 | | ns | |
| RAS to WE delay time | ^t RWD | 85 | | 95 | | 105 | | ns | 21 |
| Column-address to WE delay time | lAWD | 55 | | 60 | | 65 | | ns | 21 |
| CAS to WE delay time | tCMD | 40 | | 45 | | 45 | | ns | 21 |
| Transition time (rise or fall) | ŀΤ | 3 | 50 | 3 | 50 | 3 | 50 | ns | 9, 10 |
| Refresh period (4,096 cycles) | ^t REF | | 512 | | 512 | | 512 | ms | |
| RAS to CAS precharge time | tRPC | 0 | | 0 | | 0 | | ns | |
| CAS setup time (CBR REFRESH) | ^t CSR | 5 | | 5 | | 5 | | ns | 5 |
| CAS hold time (CBR REFRESH) | ^t CHR | 15 | | 15 | | 15 | | ns | 5 |
| WE hold time (MASKED WRITE and CBR REFRESH) | ^t WRH | 15 | | 15 | | 15 | | ns | 26 |
| WE setup time (CBR REFRESH) | ^t WRP | 10 | | 10 | | 10 | | ns | 26 |
| WE setup time (MASKED WRITE) | ¹WRS | 10 | | 10 | - | 10 | | ns | 26 |
| OE setup prior to RAS during HIDDEN REFRESH cycle | ¹ ORD | 0 | | 0 | | 0 | | ns | |
| Output disable | ^t OD | 3 | 15 | 3 | 15 | 3 | 15 | ns | 29, 34 |
| OE hold time from WE during READ-MODIFY-WRITE cycle | ¹OEH | 15 | | 15 | | 15 | | ns | 28 |
| RAS pulse width during SELF REFRESH cycle | †RASS | 100 | | 100 | | 100 | | μѕ | |
| RAS precharge time during SELF REFRESH cycle | ^t RPS | 150 | _ | 150 | | 150 | | ns | |
| CAS hold time during SELF REFRESH cycle | tCHS | -70 | | -70 | | -70 | | ns | |

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = $5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq T_A \leq 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS -ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 12. If $\overline{\text{CAS}}$ = V_{IL}, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to one TTL gate and 50nF
- 14. Assumes that ¹RCD < ¹RCD (MAX). If ¹RCD is greater than the maximum recommended value shown in this table, ¹RAC will increase by the amount that ¹RCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for CPN.
- 17. Operation within the 'RCD (MAX) limit ensures that 'RAC (MAX) can be met. 'RCD (MAX) is specified as a reference point only; if 'RCD is greater than the specified 'RCD (MAX) limit, access time is controlled exclusively by 'CAC.
- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.
- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.

- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, \overline{WE} = LOW and \overline{OE} = HIGH.
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as \overline{WE} going LOW.
- 27. MT4C2M8A2 S only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- BBU current is reduced as tRAS is reduced from its maximum specification during BBU cycle.
- 31. The 3.0/3.3V version is restricted to operate between 2.7 V and 3.6V only. The -6 speed version is only valid for Vcc = 3.0V to 3.6 V whereas the -7 and -8 speed versions are valid for Vcc = 2.7V to 3.6V.
- 32. The 3.0/3.3V version is restricted to operate between 2.7 V and 3.6V only.
- 33. Column-address changed once while \overline{RAS} = VIL and \overline{CAS} = VIH.
- The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY-WRITE CYCLE




NOTE: 1. Applies to MT4C2M8A2 S only; WE and DQ inputs on MT4C2M8A1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




NOTE: 1. Applies to MT4C2M8A2 S only; WE and DQ inputs on MT4C2M8A1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NOTE: 1. Applies to MT4C2M8A2 S only; WE and DQ inputs on MT4C2M8A1 S are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of ¹OFF. ¹CPP is equal to ¹OFF + ¹DS(MIN) + guardband between data-out and driving new data-in.

CBR REFRESH CYCLE (A0-A11; OE = DON'T CARE)




BBU REFRESH CYCLE (A0-A11; OE = DON'T CARE)




SELF REFRESH CYCLE ("SLEEP MODE")

(A0-A11; $\overline{OE} = DON'T CARE$)



RAS-ONLY REFRESH CYCLE

 $(\overline{OE} \text{ and } \overline{WE} = DON'T CARE)$



DON'T CARE

HIDDEN REFRESH CYCLE 24 (WE = HIGH; OE = LOW)

