

SN8P2700A Series USER'S MANUAL

Version 1.7

SN8P2704A SN8P2705A SN8P2706A SN8P2707A SN8P2708A

SONIX 8-Bit Micro-Controller

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



AMENDENT HISTORY

Version	Date	Description
VER 0.1	Jan. 2004	Preliminary Version first issue
VER 0.2	May. 2004	 Add S8P2705A and relative information. Modify migration SN8P1700 series to SN8P2700A series table. Watchdog timer is still enabled in green mode If Watch Dog code option is
		"Enable" 4. Change P0UR ~ P5UR, P1OC and P4CON registers to writer only mode.
		5. Modify the oscillator diagram.
		6. Modify the description of OSCM register.7. Modify the wakeup time calculation formula.
		8. Modify the description of system operation mode and table.
		9. Modify SIO timing & description. 9. Modify SIO timing & description.
		10. Add ADC programming notice.
		11. Modify the Standard electrical characteristic table include:
		ViH, ViL, IoH, Vast.
		12. Change the cycle of following instruction to 1+N:
		BCLR, BTS1, B0BTS0 and B0BTS1.
		13. In B0MOV M, I instruction, the value of I can't be E6h or E7h.
		14. In B0XCH A, M, instruction, the address of M can't be 80h ~ FFh
		15. Modify program checklist table.
		16. Modify a lot description of SIO section and SIO data transfer timing.
		17. Change operating ambient temperature from –20°C ~ + 70°C to –40°C ~ + 85°C.
		18. The instruction at ROM address 8 (interrupt vector) should be JMP or NOP.
VED 0.0	1 0004	19. Add application notice section
VER 0.3	Jun. 2004	 Change the "SN8IDE V1.99L" to "SN8IDE V1.99M" in Application Notice section. Modify the example code in "P0.1/P0.2 interrupt trigger edge control" of S8KD-2 ICE Emulation Notice section.
VER 0.4	July. 2004	1. In the operating ambient temperature, insert "D" after package type to indicate the
		temperature range is –40°C ~ + 85°C.
		2. Modify some electrical characteristics: ViL, ViH, Rup, Varfh, Varfl, add Idd4 and
		change the symbol Vast as Tast.
		 Modify ADC programming notice in ADC section and program checklist section. Change the minimal different voltage between AVREFH and AVREFL form "1.2V" to
		"2.0V".
		The AVREFL connects to VSS internally in SN8P2704A, SN8P2705A and SN8P2706A.
		6. Change "S8KE ICE" to "SN8ICE 2K".
		7. Change the reset value of X, Y, Z, H, L, R registers from 00H to unknown.
		8. Modify template code.
		9. Remove BTS0 and BTS1 instructions.
		10. Change the "SN8IDE V1.99M" to "SN8IDE V1.99N" in Application Notice section.11. In EOC bit description: Change "reset ADENB bit" to "reset ADS" bit.
VER 0.5	July. 2004	1. Change the description of "S" parameter in all instruction cycle related explanation.
		 Modify green mode description. Add reset circuit example for high noisy environment.
		 Add reset circuit example for high holsy environment. Change the code option reserved area from "0FFEH~0FFFH" to "0FFC~0FFFH".
VER 0.6	Aug. 2004	Re-enable BTS0 and BTS1 instruction.
V E1 (0.0	7 lug. 2007	Change the SN88ICE 2K IDE name to "M2IDE"



		3. Change the address of P0M register to "B8" in BITS of SYSTEM REGISTER table.
VER 1.0	Dec. 2004	Modify some descriptions of development tool notice chapter Add To Too DNAM application notices.
		2. Add T0, TC0, PWM application notices.
		 Modify operating mode, stack, reset, I/O diagrams. Modify timer, system clock descriptions.
		5. Remove ORG4~7 limitation
VER 1.1	Jan. 2005	Re-arrange partial edition layout.
VER I.I	Jan. 2005	,
		Strongly recommend using SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8P2700A. SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8IDE V4.000 and strong SN8ICE-2K ICE to emulate SN8IDE V6.000 and strong
		V1.99S or later No More support SN8P2000 series emulation.
		3. Remove DAA instruction.
		4. Change PWM duty "255/255" to "255/256", "63/63" to "63/64", "31/31" to "31/32" and "15/15" to "15/16".
		5. Correct the table of ADC conversion time.
		6. The buffer of PUSH/POP instruction is only one level and is independent to RAM or
		Stack area.
		7. Modify IDE support version in Application Notice section.
VER 1.2	Jan. 2005	Modify features selection table SN8P2707A 33 I/O pins, 9 wake-up pins.
VER 1.3	Aug. 2005	Add SN8P2708AQ LQFP 48 pin package type, and modify instruction table PUSK,
	7 tag: 2000	POP description.
		2. ADB name 15~8 change to 11~4.
		3. ADD P77: If not used ADC function, AVDD must be connect with VDD, otherwise
		P4 I/O maybe ERROR.
		4. ADD P134 GREEN Mode current.
		5. ADD SN8P2705AQ(LQFP32) PIN ASSIGNMENT.
	Nov.2005	ADD Brown-Out reset circuit.
		Working Voltage vs. Frequency graphs.
VER 1.4	Dec 2005	ADD ADC current.
		Modify Topr value. Modify Brown-Out Reset description
		Remove power consumption(Pc)
		5. Modify M2IDE 1.07
		6. Remove High clock32K mode
		7. Modify DAC description.
		8. Modify ELECTRICAL CHARACTERISTIC.
VER 1.5	Feb 2007	Add Marking Definition.
VED 4.0	h.m. 0000	2. Modify ELECTRICAL CHARACTERISTIC.
VER 1.6	Jun. 2009	Add SN8P2704AX SSOP Package. Modificial SIO SCIA fragraphy.
VER 1.7	Aug. 2009	Modify SIO SCK frequency.



Table of Content

	AMENDI	ENT HISTORY	2
1	PROD	UCT OVERVIEW	10
	1.1 FE	EATURES	10
		/STEM BLOCK DIAGRAM	
		N ASSIGNMENT	
	1.4 PI	N DESCRIPTIONS	17
	1.5 PI	N CIRCUIT DIAGRAMS	18
2	CENT	RAL PROCESSOR UNIT (CPU)	19
	2.1 M	EMORY MAP	19
	2.1.1	PROGRAM MEMORY (ROM)	19
	2.1.2	RESET VECTOR (0000H)	20
	2.1.2	.1 INTERRUPT VECTOR (0008H)	21
	2.1.2	.2 LOOK-UP TABLE DESCRIPTION	23
	2.1.3	JUMP TABLE DESCRIPTION	25
	2.1.3	.1 CHECKSUM CALCULATION	27
	2.1.4	CODE OPTION TABLE	28
	2.1.5	DATA MEMORY (RAM)	29
	2.1.6	SYSTEM REGISTER	
	2.1.6		
	2.1.6		
	2.1.6		
	2.1.7	PROGRAM FLAG	
	2.1.7		
	2.1.8	H, L REGISTERS	
	2.1.8		
		2.2 X REGISTERS	
	2.1.8		
		DDRESSING MODE	
	2.2.1	IMMEDIATE ADDRESSING MODE.	
	2.2.2	DIRECTLY ADDRESSING MODE	
	2.2.3	INDIRECTLY ADDRESSING MODE	
		CACK OPERATION	
	2.3.1	OVERVIEW	
	2.3.2	STACK OPERATION EVANDLE	
	2.3.3	STACK OPERATION EXAMPLE	44



3	RES	SET	45
	3.1	OVERVIEW	45
	3.2	POWER ON RESET	46
	3.3	WATCHDOG RESET	46
	3.4	BROWN OUT RESET	47
	3.4.	.1 BROWN OUT DESCRIPTION	47
	3.4.	.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION	48
	3.4	3.3 BROWN OUT RESET IMPROVEMENT	48
	3.5	EXTERNAL RESET	50
	3.6	EXTERNAL RESET CIRCUIT	50
	3.6.	.1 Simply RC Reset Circuit	50
	3.6.	.2 Diode & RC Reset Circuit	51
	3.6	Zener Diode Reset Circuit	51
	3.6.	.4 Voltage Bias Reset Circuit	52
	3.6	5.5 External Reset IC	53
4	SYS	STEM CLOCK	54
	4.1	OVERVIEW	54
	4.2	CLOCK BLOCK DIAGRAM	54
	4.3	OSCM REGISTER	55
	4.4	SYSTEM HIGH CLOCK	56
	4.4.	.1 EXTERNAL HIGH CLOCK	56
	4	4.4.1.1 CRYSTAL/CERAMIC	57
	4	4.4.1.2 RC	57
	4	4.4.1.3 EXTERNAL CLOCK SIGNAL	58
	4.5	SYSTEM LOW CLOCK	
	4.5.	.1 SYSTEM CLOCK MEASUREMENT	60
5	SYS	STEM OPERATION MODE	60
	5.1	OVERVIEW	60
	5.2	SYSTEM MODE SWITCHING	62
	5.3	WAKEUP	64
	5.3.	.1 OVERVIEW	64
	5.3	.2 WAKEUP TIME	64
	5.3	.3 PIW WAKEUP CONTROL REGISTER	65
6	INT	TERRUPT	66
	6.1	OVERVIEW	66
	6.2	INTEN INTERRUPT ENABLE REGISTER	67
	6.3	INTRQ INTERRUPT REQUEST REGISTER	68



	6.4	GIE GLOBAL INTERRUPT OPERATION	69
	6.5	INTO (P0.0) INTERRUPT OPERATION	71
	6.6	INT1 (P0.1) INTERRUPT OPERATION	72
	6.7	INT2 (P0.2) INTERRUPT OPERATION	73
	6.8	T0 INTERRUPT OPERATION	74
	6.9	TC0 INTERRUPT OPERATION	75
	6.10	TC1 INTERRUPT OPERATION	76
	6.11	SIO INTERRUPT OPERATION	77
	6.12	ADC INTERRUPT OPERATION	78
	6.13	MULTI-INTERRUPT OPERATION	79
7	I/O	PORT	81
	7.1	I/O PORT MODE	81
	7.2	I/O PULL UP REGISTER	
	7.3	I/O PORT DATA REGISTER	
	7.4	I/O OPEN-DRAIN REGISTER	
	7.5	PORT 4 ADC SHARE PIN	
8	TIN	MERS	88
	8.1	WATCHDOG TIMER	
	8.2	TIMER 0 (T0)	
	8.2.		
	8.2.		
	8.2		
	8.2.		
	8.2		
	8.3	TIMER/COUNTER 0 (TC0)	
	8.3.		
	8.3.		
	8. <i>3</i>		
	8.3.4		
	8. <i>3</i>		
	8.3.0		
	8. <i>3</i> .		
	8.4	TIMER/COUNTER 1 (TC1)	
	8.4.		
	8.4.		
	8.4		
	8.4.		
	8.4		
	0.7	TO CLOCK INDQUENCT COTT OF (BULLET)	103



8	8.4.6	TC1 TIMER OPERATION SEQUENCE	
8	8.4.7	TC1 TIMER NOTICE	
8.5	I	PWM0 MODE	
8	8.5.1	OVERVIEW	
8	8.5.2	TC0IRQ AND PWM DUTY	
8	8.5.3	PWM PROGRAM EXAMPLE	
8	8.5.4	PWM0 DUTY CHANGING NOTICE	111
8.6	I	PWM1 MODE	
8	8.6.1	OVERVIEW	
8	8.6.2	TC1IRQ AND PWM DUTY	
8	8.6.3	PWM PROGRAM EXAMPLE	
8	8.6.4	PWM1 DUTY CHANGING NOTICE	116
9 9	SERI	AL INPUT/OUTPUT TRANSCEIVER (SIO)	118
9.1	(OVERVIEW	118
9.2		SIOM MODE REGISTER	
9.3	S	SIOB DATA BUFFER	
9.4		SIOR REGISTER DESCRIPTION	121
10	80	CHANNEL ANALOG TO DIGITAL CONVERTER	124
10.	1 (OVERVIEW	
10.	2	ADM REGISTER	
10.	3	ADR REGISTERS	
10.	4	ADB REGISTERS	127
10.	5 I	P4CON REGISTERS	128
10.	6	ADC CONVERTING TIME	128
10.	7	ADC ROUTINE EXAMPLE	129
10.	8	ADC CIRCUIT	
11	DI	GITAL TO ANALOG CONVERTER	
11.	1 (OVERVIEW	
11.	2 I	OAM REGISTER	
11.	3 I	O/A CONVERTER OPERATION	
12	IN	STRUCTION TABLE	
13	EL	ECTRICAL CHARACTERISTIC	134
13.	1 .	ABSOLUTE MAXIMUM RATING	12/
13.		STANDARD ELECTRICAL CHARACTERISTIC	
13.		CHARACTERISTIC GRAPHS	
14		PLICATION NOTICE	



14.1 Di	EVELOPMENT TOOL VERSION	136
14.1.1	ICE (In circuit emulation)	136
14.1.2	OTP Writer	136
14.1.3	IDE (Integrated Development Environment)	136
14.2 Li	MITATION OF SN8P270XA INSTRUCTIONS	137
14.2.1	B0MOV M,I	137
14.2.2	B0XCH A, M	137
14.3 V	ALID INSTRUCTIONS AT ROM ADDRESS 8 (INTERRUPT VECTOR)	138
14.4 M	IGRATION SN8P1708 TO SN8P2708A	139
14.4.1	Comparison Table	139
14.4.2	Configure Code Option	140
14.5 SI	O Migration	141
14.5.1	SN8P270XA SIO Timing Chart:	141
14.5.2	SN8P170X SIO Timing Chart:	141
14.5.3	SIOM Configuration Table	142
14.6 S8	KD-2 ICE EMULATION NOTICE	143
14.6.1	ICE_MODE	143
14.6.2	INSTRUCTION CYCLE	144
14.6.3	SYSTEM CLOCK	146
14.6.4	WATCHDOG TIMER	147
14.6.5	SIO Configuration	148
14.6.6	Port 0 Output Mode Emulation	149
14.6.7	P0.0 interrupt trigger edge control (PEDGE Register)	150
14.6.8	P0.1/P0.2 interrupt trigger edge control	151
14.6.9	PWM DUTY	152
14.6.10	MACRO NOTICE	153
14.7 O	ΓP Programming Pin	154
14.7.1	The pin assignment of Easy Writer transition board socket:	154
14.7.2	The pin assignment of Writer V3.0 and V2.5 transition board socket:	154
14.7.3	SN8P2700A Series Programming Pin Mapping:	155
15 PAC	KAGE INFORMATION	156
15.1 SF	X-DIP28 PIN	156
	DP28 PIN	
	OP28 PIN	
	DIP 32 PIN	
	OP 32 PIN	
	DIP 40 PIN	
	FP 44 PIN	
_	OP 48 PIN	
12.0		



8-bit micro-controller build-in 12-bit ADC

15.9	P-DIP 48 PIN	163
15.10	LQFP 48 PIN	164
16 N	MARKING DEFINITION	165
16.1	INTRODUCTION	165
16.2	MARKING INDETIFICATION SYSTEM	165
16.3	MARKING EXAMPLE	166
16.4	DATECODE SYSTEM	166



1 PRODUCT OVERVIEW

1.1 FEATURES

♦ Memory configuration

OTP ROM size: 4K * 16 bits.

RAM size: 256 * 8 bits (bank 0 and bank 1).

Eight levels stack buffer

♦ I/O pin configuration (Total 36 pins)

Bi-directional: P0, P1, P2, P3, P4, P5 Programmable open-drain: P1.0, P1.1, P5.2 Wakeup: P0, P1 level change trigger

External interrupt: P0

Pull-up resisters: P0, P1, P2, P3, P4, P5

P4 pins shared with ADC inputs.

- 8-channel 12-bit ADC.
- One channel 7-bit DAC.
- ◆ SIO function.

Powerful instructions

One clocks per instruction cycle (1T)

Most of instructions are one cycle only All ROM area lookup table function (MOVC) Hardware multiplier (MUL)

Eight interrupt sources

Five internal interrupts: T0, TC0, TC1, SIO, ADC. Three external interrupts: INT0, INT1, INT2.

◆ Three 8-bit Timer/Counter

T0: Basic timer

TC0: Auto-reload timer/Counter/PWM0/Buzzer output TC1: Auto-reload timer/Counter/PWM1/Buzzer output

 On chip watchdog timer and clock source is internal low clock RC type (16KHz @3V, 32KHz @5V).

♦ Dual system clocks

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz Internal low clock: RC type 16KHz(3V), 32KHz(5V

Operating modes

Normal mode: Both high and low clock active

Slow mode: Low clock only

Sleep mode: Both high and low clock stop Green mode: Periodical wakeup by T0 timer

Package (Chip form support)

SN8P2708A: DIP 48 pins, SSOP 48 pins, LQFP 48 pins

SN8P2707A: QFP 44 pins SN8P2706A: PDIP 40 pins

SN8P2705A: PDIP 32 pins, SOP 32 pins

SN8P2704A: SK-DIP28pins, SOP28pins, SSOP28pins

Features Selection Table

CHIP	РОМ	DAM	Stack		Time		1/0	ADC	DAC	PWM	SIO	Wakeup	Package
СПР	NOW	NAIVI	Stack	T0	TC0	TC1	1/0	ADC	DAC	Buzzer	310	Pin no.	- actuage
SN8P2708A	4K*16	256	8	٧	٧	٧	36	8ch	1ch	2	1	11	DIP48/SSOP48/LQFP48
SN8P2707A	4K*16	256	8	٧	٧	V	33	8ch	1ch	2	1	9	QFP44
SN8P2706A	4K*16	256	8	٧	٧	٧	30	8ch	1ch	2	1	9	DIP40
SN8P2705A	4K*16	256	8	٧	٧	V	23	8ch	1ch	2	1	9	DIP32/SOP32
SN8P2704A	4K*16	256	8	٧	٧	٧	18	5ch	1ch	2	1	8	SKDIP28/SOP28/SSOP28



Migration SN8P1700 Series to SN8P2700A Series

Item	SN8P270xA	SN8P170x
	Excellent	
AC Noise Immunity Capability	(Add an 47uF bypass Capacitor	Normal
	between VDD and GND)	
Computation Power (16MHz Crystal)	Up to 16 MIPS	Up to 4 MIPS
	PWM Resolution: 8bit/6bit/5bit/4bit	PWM Resolution: 8bit Only
High Speed PWM	8bit PWM up to 31.25K at 16Mhz	Up to 7.8125K at 16Mhz
	4bit PWM up to 500K at 16Mhz	
Maximum I/O in 48 pins package (SN8P2708A vs. SN8P1708)	36 (P1.6 / P1.7 / P3.0)	33
Programmable Open-Drain Output	P1.0 / P1.1 / P5.2 (SO)	-
BOMOV M, I	I can't be 0E6h or 0E7h	No Limitation
B0XCH A, M	The address of M can't be 80h ~ FFh	No Limitation
Valid instruction in ROM address 8	JMP or NOP	No Limitation
ADC Interrupt	Yes	-
ADC VREFL (Low Reference Voltage)	Yes	-
ADO Clark Francisco	Seven kinds of setting	Two kinds of setting
ADC Clock Frequency	(Configuration by ADCKS [2:0])	(Configuration by ADCKS)
Green Mode	Yes	-
Schmitt Trigger Input	All input pin	Port 0, RST, XIN
Port 0	Input/Output pin	Input pin Only
P0.0 Interrupt Edge Trigger	Falling/Rising/Both	Falling
P0.1/P0.2 Interrupt Edge Trigger	Falling	Falling
Port 0 and Port 1 Wakeup Trigger	Level Change (Falling or Rising)	Low Level
Wakaya Tima	1/Fosc * 4096 (sec)	1/Fosc * 2048 (sec)
Wakeup Time	+ Oscillator settling time	+ Oscillator settling time
Double SIO receive buffer	Yes	-
SEDGE bit definition of SIOM register	Refer SIO and applicat	ion notice section
Valid Range of TC0C/TC1C/TC0R/TC1R	0x00 ~ 0xFE	0x00 ~ 0xFF
Watchdog timer clock source	Internal Low RC	External High Clock
Clear Watchdog	MOV A, #0x5A	B0BSET FWDRST
-	B0MOV WDTR, A	
LVD	1.8V always ON	2.4V ON/OFF
Standby Current	1uA at 5V	9uA at 5V (LVD OFF)


* Note: 1. Level change trigger mean falling or rising edge trigger.

2. Enable the Pull-Up resistors of undefined Port 1 pins to avoid sleep mode fail or extra standby current:

SN8P2704A: Set bit 5 ~ bit 7 of P1UR to "1", (P1.5~P1.7) SN8P2705A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7) SN8P2706A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7) SN8P2707A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7)



1.2 SYSTEM BLOCK DIAGRAM





1.3 PIN ASSIGNMENT

SN8P2704AK (SK-DIP28) SN8P2704AS (SOP28) **SN8P2704AX (SSOP28)**

D1 4	4	П	20	RST/VPP
F1.4		U		
P1.3	2		27	P0.2/INT2
VDD	3		26	P0.1/INT1
P1.2	4		25	P0.0/INT0
P1.1	5		24	VDD
P1.0	6		23	XIN
VSS	7		22	XOUT
P4.4/AIN4	8		21	VSS
P4.3/AIN3	9		20	P5.0/SCK
P4.2/AIN2	10		19	P5.1/SI
P4.1/AIN1	11		18	P5.2/SO
P4.0/AIN0	12		17	P5.3/TC1/PWM1
AVREF	13		16	P5.4/TC0/PWM0
VDD	14		15	DAO
•	SN8F	270	4AK	
	SN8F	270	4AS	
	SN8F	270	4AX	


SN8P2705AP (P-DIP32) SN8P2705AS (SOP32)

VSS	1	U	32	P5.0/SCK			
XOUT/Fcpu	2		31	P5.1/SI			
XİN	3		30	P5.2/SO			
VDD	4		29	P5.3/BZ1/PWM1			
P0.0/INT0	5		28	P5.4/BZ0/PWM0			
P0.1/INT1	6		27	DAO			
P0.2/INT2	7		26	VDD			
RST/VPP	8		25	AVREFH			
P1.5	9		24	P4.0/AIN0			
P1.4	10		23	P4.1/AIN1			
P1.3	11		22	P4.2/AIN2			
P1.2	12		21	P4.3/AIN3			
P1.1	13		20	P4.4/AIN4			
P1.0	14		19	P4.5/AIN5			
P2.0	15		18	P4.6/AIN6			
VSS	16		17	P4.7/AIN7			
SN8P2705AP							

SN8P2705AS



SN8P2705AQ (LQFP32)




SN8P2706AP (P-DIP40)

P1.5	1	U	40	RST/VPP
	-	U	-	_ :
P1.4				P0.2/INT2
P1.3	_			P0.1/INT1
VDD	4		-	P0.0/INT0
P1.2	5		36	VDD
P1.1	6		35	XIN
P1.0	7		34	XOUT
P2.0	8		33	VSS
P2.1	9		32	P2.4
P2.2	10		31	P5.0/SCK
P2.3	11		30	P5.1/SI
VSS	12		29	P5.2/SO
P4.7/AIN7	13		28	P5.3/TC1/PWM1
P4.6/AIN6	14		27	P5.4/TC0/PWM0
P4.5/AIN5	15		26	P5.5
P4.4/AIN4	16		25	P5.6
P4.3/AIN3	17		24	P5.7
P4.2/AIN2	18		23	DAO
P4.1/AIN1	19		22	VDD
P4.0/AIN0	20		21	AVREF
•		SN8P2706AP		•



SN8P2707AQ (QFP44)




SN8P2708AX (SSOP48)

r	_			7
P2.5	1	U	48	P2.4
P2.6	2		47	P5.0/SCK
P2.7	3		46	P5.1/SI
P1.7	4		45	P5.2/SO
VSS	5		44	P5.3/BZ1/PWM1
Fcpu/XOUT	6		43	P3.0
· XIN			42	P5.4/BZ0/PWM0
VDD	8		41	P5.5
P0.0/INT0	9		40	P5.6
P0.1/INT1	10		39	P5.7
P0.2/INT2	11		38	DAO
RST/VPP	12		37	VDD
P1.5	13		36	AVDD
P1.4	14		35	AVREFH
P1.3	15		34	P4.0/AIN0
VDD	16		33	P4.1/AIN1
P1.6	17		32	P4.2/AIN2
P1.2	18		31	P4.3/AIN3
P1.1	19		30	P4.4/AIN4
P1.0	20		29	P4.5/AIN5
P2.0	21		28	P4.6/AIN6
P2.1	22		27	P4.7/AIN7
P2.2	23		26	AVREFL
P2.3	24		25	VSS
•		SN8P2708AP		-

SN8P2708AX

SN8P2708AQ (LQFP48)






1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
		RST: System reset input pin. Schmitt trigger structure, low active, normal stay to
RST/VPP	I, P	"high".
		VPP: OTP programming pin.
XIN	1	Oscillator input pin while external oscillator enable (crystal and RC).
XOUT/Fcpu	I/O	XOUT: Oscillator output pin while external crystal enable.
XOO 1/1 Cpu	1/0	Fcpu: Signal output pin while external RC mode enable.
		Port 0.0 bi-direction pin. Schmitt trigger structure as input mode.
		Built-in pull-up resisters.
P0.0/INT0	I/O	Built-in wakeup function.
		INTO trigger pin (Schmitt trigger).
		TC0 event counter clock input pin.
		Port 0.1 bi-direction pin. Schmitt trigger structure as input mode.
DO 4 /INIT4	1/0	Built-in pull-up resisters.
P0.1/INT1	I/O	Built-in wakeup function.
		INT1 trigger pin (Schmitt trigger).
		TC1 event counter clock input pin.
		Port 0.2 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P0.2/INT2	I/O	Built-in pull-up resisters. Built-in wakeup function.
		INT2 trigger pin (Schmitt trigger).
		Port 1.0, P1.1 bi-direction pin and open-drain pin. Schmitt trigger structure as input
P1 [1:0]	I/O	mode.
F 1 [1.0]	1/0	Built-in pull-up resisters.
		Port 1.2~P1.7 bi-direction pin. Schmitt trigger structure as input mode.
P1 [7:2]	I/O	Built-in pull-up resisters.
		Port 2 bi-direction pin. Schmitt trigger structure as input mode.
P2 [7:0]	I/O	Built-in pull-up resisters.
_		Port 3.0 bi-direction pin. Schmitt trigger structure as input mode.
P3.0	I/O	Built-in pull-up resisters.
		Port 4 bi-direction pins. No Schmitt trigger structure.
P4.[7:0]/AIN[7:0]	I/O	Built-in pull-up resisters.
,		AIN[7:0]: ADC channel-0~7 input.
		Port 5.0 bi-direction pin. Schmitt trigger structure as input mode.
P5.0/SCK	I/O	Built-in pull-up resisters.
		SCK: SIO clock pin.
		Port 5.1 bi-direction pin. Schmitt trigger structure as input mode.
P5.1/SO	I/O	Built-in pull-up resisters.
		SO: SIO data output pin.
		Port 5.2 bi-direction pin and open-drain pin. Schmitt trigger structure as input mode.
P5.2/SI	I/O	Built-in pull-up resisters.
		SI: SIO data input pin.
]	Port 5.3 bi-direction pin. Schmitt trigger structure as input mode.
P5.3/BZ1/PWM1	I/O	Built-in pull-up resisters.
		TC1 ÷ 2 signal output pin for buzzer or PWM1 output pin.
		Port 5.4 bi-direction pin. Schmitt trigger structure as input mode.
P5.4/BZ0/PWM0	I/O	Built-in pull-up resisters.
A. /		TC0 ÷ 2 signal output pin for buzzer or PWM0 output pin.
AVREFH		ADC highest reference voltage input
AVREFL		ADC lowest reference voltage input
DAO	0	Current type DAC output




1.5 PIN CIRCUIT DIAGRAMS


Port 1.0, P1.1, P5.2 structure:



Port 0, 1, 2, 3, 5 structure:



Port 4 structure:





2 CENTRAL PROCESSOR UNIT (CPU)

2.1 MEMORY MAP

2.1.1 PROGRAM MEMORY (ROM)

4K words ROM

	110111	
0000H	Reset vector	User reset vector Jump to user start address
0001H		'
	General purpose area	
0007H		
0008H	Interrupt vector	User interrupt vector
0009H		User program
•		
000FH		
0010H		
0011H	General purpose area	
	acineral purpose area	
•		
•		
FFBH		End of user program
FFCH		
FFDH FFEH	Reserved	
FFFH		
		J

ROM



2.1.2 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Example: Defining Reset Vector

ORG 0 ; 0000H

JMP START ; Jump to user program address.

...

ORG 10H

START: ; 0010H, The head of user program.

... ; User program

•••

ENDP ; End of program



2.1.2.1 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector and the first instruction at ORG 8 must be "JMP" or "NOP". The following example shows the way to define the interrupt vector in the program memory.

- * Note:
 - 1. "PUSH", "POP" instructions only process 0x80~0x87 working registers and PFLAG register. Users have to save and load ACC by program as interrupt occurrence.
 - 2. The buffer of PUSH/POP instruction is only one level and is independent to RAM or Stack area.
- Note: The first instruction at ORG 8 must be "JMP" or "NOP".
- Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.DATA	ACCBUF	DS 1	; Define ACCBUF for store ACC data.
.CODE	ORG JMP 	0 START	; 0000H ; Jump to user program address.
	ORG NOP B0XCH PUSH	8 A, ACCBUF	; Interrupt vector. ; The first instruction at ORG 8. ; Save ACC in a buffer ; Save 0x80~0x87 working registers and PFLAG register to buffers.
	POP	A ACCOUR	; Load 0x80~0x87 working registers and PFLAG register from buffers.
	RETI	A, ACCBUF	; Restore ACC from buffer ; End of interrupt service routine
START:			; The head of user program. ; User program
	JMP 	START	; End of user program
	ENDP		; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.DATA	ACCBUF	DS 1	; Define ACCBUF for store ACC data.
.CODE	ORG JMP	0 START	; 0000H ; Jump to user program address.
	ORG JMP	8 MY_IRQ	; Interrupt vector. ; 0008H, Jump to interrupt service routine address.
START:	ORG 	10H	; 0010H, The head of user program. ; User program.
	 JMP	START	; End of user program.
MY_IRQ:	B0XCH PUSH	A, ACCBUF	;The head of interrupt service routine. ; Save ACC in a buffer ; Save 0x80~0x87 working registers and PFLAG register to buffers.
	 POP		; Load 0x80~0x87 working registers and PFLAG register from buffers.
	B0XCH RETI	A, ACCBUF	; Restore ACC from buffer ; End of interrupt service routine.
	ENDP		; End of program.

- * Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
 - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
 - 2. The address 0008H is interrupt vector and the first instruction must be "NOP" or "JMP".
 - 3. User's program is a loop routine for main purpose application.



2.1.2.2 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, X register is pointed to high byte address (bit 16~bit 23), Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

* Note: "B0MOV M, I" instruction doesn't support "I=0xE6" and "I=0xE7". In look-up table application, users have to check Y,Z value not be "0xE6" and "0xE7". To set ROM address of table start and avoid Y,Z to be "0xE6" and "0xE7".

Example: To look up the ROM data located "TABLE1".

	B0MOV B0MOV B0MOV MOVC	X, #TABLE1\$H Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table1's high address ; To set lookup table1's middle address ; To set lookup table1's low address. ; To lookup data, R = 00H, ACC = 35H
	INCMS JMP INCMS JMP INCMS NOP	Z @F Y @F X	; Increment the index address for next address. ; Z+1 ; Z is not overflow. ; Z is overflow, Y=Y+1. ; Y is not overflow. ; Y is overflow, X=X+1.
@@:	MOVC 		; ; To lookup data, R = 51H, ACC = 05H. ;
TABLE1:	ORG DW DW DW	0x0100 0035H 5105H 2012H	; Set TABLE1 start address is 0x0100 to avoid "B0MOV M, I" instruction doesn't support "I=0xE6" and "I=0xE7". ; To define a word (16 bits) data.
	•••		

Note: The X, Y registers will not increase automatically when Y, Z registers crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register is overflow, Y register must be added one. If Y register is overflow, X register must be added one. The following INC_XYZ macro shows a simple method to process X, Y and Z registers automatically.

> Example: INC_XYZ macro.

INC_XYZ	MACRO INCMS JMP	Z @F	; Z+1 ; Not overflow
	INCMS JMP	Y @F	; Y+1 ; Not overflow
@@:	INCMS NOP	X	; X+1 ; Not overflow
	ENDM		



@@:

Example: Modify above example by "INC_XYZ" macro.

B0MOV X, #TABLE1\$H ; To set lookup table1's high address **B0MOV** Y, #TABLE1\$M ; To set lookup table1's middle address ; To set lookup table1's low address. **B0MOV** Z, #TABLE1\$L MOVC ; To lookup data, R = 00H, ACC = 35H

: Increment the index address for next address. **INC XYZ**

; To lookup data, R = 51H, ACC = 05H. MOVC

ORG 0x0100 ; Set TABLE1 start address is 0x0100 to avoid "B0MOV M, I"

instruction doesn't support "I=0xE6" and "I=0xE7".

TABLE1: DW 0035H : To define a word (16 bits) data.

> DW 5105H DW 2012H

...

The other example of loop-up table is to add X, Y or Z index register by accumulator. Please be careful if "carry" happen.

Example: Increase Y and Z register by B0ADD/ADD instruction.

B0MOV X, #TABLE1\$H ; To set lookup table1's high address **B0MOV** Y, #TABLE1\$M ; To set lookup table1's middle address **B0MOV** ; To set lookup table's low address. Z, #TABLE1\$L

A, BUF **BOMOV** ; Z = Z + BUF.**BOADD** Z, A

B0BTS1 FC ; Check the carry flag. **JMP GETDATA** ; FC = 0**INCMS** ; FC = 1. Y+1.γ **JMP GETDATA** ; Y is not overflow.

INCMS ; Y is overflow, X=X+1. NOP

GETDATA:

MOVC ; To lookup data. If BUF = 0, data is 0x0035

; If BUF = 1, data is 0x5105

; If BUF = 2, data is 0x2012

ORG 0x0100 ; Set TABLE1 start address is 0x0100 to avoid "B0MOV M, I" instruction doesn't support "I=0xE6" and "I=0xE7".

TABLE1: DW 0035H ; To define a word (16 bits) data.

5105H

2012H

DW

DW



2.1.3 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD	PCL, A	; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs .
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1) !& 0XFF00) !!= (($+(VAL)) !& 0XFF00)

JMP ($ | 0XFF)

ORG ($ | 0XFF)

ENDIF

ADD PCL, A

ENDM
```

★ Note: "VAL" is the number of the jump table listing number.



Example: "@JMP A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

> Example: "@JMP_A" operation.

; Before compiling program.

ROM	address
ועוטח	auuress

I IOW dadiood			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

; After compiling program.

ROM address

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT
	@JMP_A JMP JMP JMP JMP	@JMP_A 5 JMP A0POINT JMP A1POINT JMP A2POINT JMP A3POINT



2.1.3.1 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

MOV A,#END_USER_CODE\$L

B0MOV END_ADDR1, A ; Save low end address to end_addr1

MOV A,#END_USER_CODE\$M

B0MOV END_ADDR2, A ; Save middle end address to end_addr2

CLR Y ; Set Y to 00H

CLR Y ; Set Y to 00H CLR Z ; Set Z to 00H

@@: MOVC

B0BSET FC ; Clear C flag
ADD DATA1, A ; Add A to Data1
MOV A, R

ADC DATA2, A ; Add R to Data2

JMP END_CHECK ; Check if the YZ address = the end of code AAA:

INCMS Z ; Z=Z+1

JMP @B ; If Z != 00H calculate to next address

JMP Y_ADD_1 ; If Z = 00H increase Y

END_CHECK: MOV A, END_ADDR1

CMPRS A, Z ; Check if Z = low end address

JMP AAA ; If Not jump to checksum calculate

MOV A, END_ADDR2

CMPRS A, Y ; If Yes, check if Y = middle end address

JMP AAA ; If Not jump to checksum calculate

JMP CHECKSUM_END ; If Yes checksum calculated is done.

Y_ADD_1:

INCMS Y ; Increase Y

NOP

JMP @B ; Jump to checksum calculate

CHECKSUM END:

. . .

END USER CODE: ; Label of program end



2.1.4 CODE OPTION TABLE

Code Option	Content	Function Description					
High_Clk	RC	Low cost RC for external high clock oscillator and XOUT becomes to Fcpu frequency output pin.					
TilgII_OIK	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.					
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.					
	Always_On	Watchdog timer is always on enable even in power down and green mode.					
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode. Watchdog is running in green mode.					
	Disable	Disable Watchdog function.					
	Fhosc/1	Instruction cycle is oscillator clock. Notice: In Fosc/1, Noise Filter must be disabled.					
	Fhosc/2	Instruction cycle is 2 oscillator clocks. Notice: In Fosc/1, Noise Filter must be disabled.					
F	Fhosc/4	Instruction cycle is 4 oscillator clocks.					
Fcpu	Fhosc/8	Instruction cycle is 8 oscillator clocks.					
	Fhosc/16	Instruction cycle is 16 oscillator clocks.					
	Fhosc/32	Instruction cycle is 32 oscillator clocks.					
	Fhosc/64	Instruction cycle is 64 oscillator clocks.					
	Fhosc/128	Instruction cycle is 128 oscillator clocks.					
Security	Enable	Enable ROM code Security function.					
Occurry	Disable	Disable ROM code Security function.					
Noise Filter	Enable	Enable Noise Filter.					
Noise_Filter	Disable	Disable Noise Filter.					

▶ Note:

- 1. In high noisy environment, enable "Noise Filter" and set Watch_Dog as "Always_On" is strongly recommended.
- 2. Fcpu code option is only available for High Clock. Fcpu of slow mode is Flosc/4.
- 3. In external RC mode, the Noise_Filter is enabled by assembler.
- 4. If watchdog enable, watchdog timer is still counting in green mode.



2.1.5 DATA MEMORY (RAM)

256 X 8-bit RAM

	Address	RAM location	
	000h "		$000h\sim07Fh$ of Bank $0 = To$ store
	44		general purpose data (128 bytes).
	u	General purpose area	
	"	, ,	
	44		
BANK 0	07Fh		
	080h "		080h~0FFh of Bank 0 store system registers (128 bytes).
	"		registers (120 bytes).
	"	System register	
	44		
	44		
	0FFh	End of bank 0 area	
	100h		100h~17Fh of Bank 1 = To store
	"		general purpose data (128 bytes).
BANK 1	"	General purpose area	
2 7	u		
	44		
	17Fh	End of bank 1 area	



2.1.6 SYSTEM REGISTER

2.1.6.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
8	L	Н	R	Z	Υ	Х	PFLAG	RBANK	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Α	-	-	1	-	-	-	-	-	-	-	-	-	-	-	P4CON	-
В	DAM	ADM	ADB	ADR	SIOM	SIOR	SIOB	-	-	-	-	-	-	-	-	PEDGE
С	P1W	P1M	P2M	P3M	P4M	P5M	-	1	INTRQ	INTEN	OSCM	-	WDTR	TC0R	PCL	PCH
D	P0	P1	P2	P3	P4	P5	-	-	TOM	T0C	TC0M	TC0C	TC1M	TC1C	TC1R	STKP
Ε	P0UR	P1UR	P2UR	P3UR	P4UR	P5UR	@HL	@YZ	-	-	-	-	-	-	-	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

2.1.6.2 SYSTEM REGISTER DESCRIPTION

L, H = Working & @HL addressing register.

X = Working and ROM address register.

PFLAG = ROM page and special flag register.

DAM = DAC's mode register.

ADB = ADC's data buffer. SIOM = SIO mode control register.

SIOB = SIO's data buffer.

PnM = Port n input/output mode register.

INTRQ = Interrupts' request register.

OSCM = Oscillator mode register.

T0M = Timer 0 mode register.

T0C = Timer 0 counting register.

TC1M = Timer/Counter 1 mode register.

TC1C = Timer/Counter 1 counting register.

STKP = Stack pointer buffer.

@HL = RAM HL indirect addressing index pointer.

P4CON= Port 4 configuration setting

R = Working register and ROM lookup data buffer.

Y, Z = Working, @YZ and ROM addressing register.

RBANK = RAM Bank Select register.

ADM = ADC's mode register.

ADR = ADC's resolution selects register.

SIOR = SIO's clock reload buffer.

P1W = Port 1 wakeup register.

Pn = Port n data buffer.

INTEN = Interrupts' enable register.

PCH, PCL = Program counter.

TC0M = Timer/Counter 0 mode register. TC0C = Timer/Counter 0 counting register.

TC0R = Timer/Counter 0 auto-reload data buffer.

TC1R = Timer/Counter 1 auto-reload data buffer.

STK0~STK7 = Stack 0 ~ stack 7 buffer.

@YZ = RAM YZ indirect addressing index pointer.



2.1.6.3 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	Н
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	Υ
085H	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0	R/W	X
086H	NT0	NPD	-	-	-	С	DC	Z	R/W	PFLAG
087H	-	-	-	-	-	-	-	RBNKS0	R/W	RBANK
0AEH	P4CON7	P4CON6	P4CON 5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0	W	P4CON
0B0H	DAENB	DAB6	DAB5	DAB4	DAB3	DAB2	DAB1	DAB0	R/W	DAM data register
0B1H	ADENB	ADS	EOC	GCHS	-	CHS2	CHS1	CHS0	R/W	ADM mode register
0B2H	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	R	ADB data buffer
0B3H	ADCKS2	ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0	R/W	ADR register
0B4H	SENB	START	SRATE1	SRATE0	0	SCKMD	SEDGE	TXRX	R/W	SIOM mode register
0B5H 0B6H	SIOR7 SIOB7	SIOR6 SIOB6	SIOR5 SIOB5	SIOR4 SIOB4	SIOR3 SIOB3	SIOR2 SIOB2	SIOR1 SIOB1	SIOR0 SIOB0	R/W	SIOR reload buffer SIOB data buffer
0B8H	31067	31066	31063	31064	31063	P02M	P01M	POOM	R/W	P0M
0BFH	_	-		P00G1	P00G0	FUZIVI	FUTIVI		R/W	PEDGE
			- D45\4/			D40)4/	- D441M			
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
0C1H 0C2H	P17M P27M	P16M P26M	P15M P25M	P14M P24M	P13M P23M	P12M P22M	P11M P21M	P10M P20M	R/W R/W	P1M I/O direction P2M I/O direction
0C2H 0C3H	Γ∠/IVI	r∠oiVi	L 501/1	Γ' ∠ 41VI	r'∠JIVI -	r'ZZIVI	Γ∠IIVI -	P20M P30M	R/W	P3M I/O direction
0C3H 0C4H	- P47M	P46M	- P45M	P44M	- P43M	P42M	- P41M	P30M P40M	R/W	P4M I/O direction
0C4H	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M	R/W	P5M I/O direction
0C8H	ADCIRQ	TC1IRQ	TC0IRQ	TOIRQ	SIOIRQ	P02IRQ	P01IRQ	P00IRQ	R/W	INTRQ
0C9H	ADCIEN	TC1IEN	TC0IEN	TOILEN	SIOIEN	P02IEN	P01IEN	POOIEN	R/W	INTEN
0CAH	-	-	-	CPUM1	CPUM0	CLKMD	STPHX	-	R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CDH	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0	W	TC0R
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	PC11	PC10	PC9	PC8	R/W	PCH
0D0H	-	-	-	-	-	P02	P01	P00	R/W	P0 data buffer
0D1H	-	-	P15	P14	P13	P12	P11	P10	R/W	P1 data buffer
0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2 data buffer
0D3H	-	-	-	-	-	-	-	P30	R/W	P3 data buffer
0D4H	P47	P46	P45	P44	P43	P42	P41	P40	R/W	P4 data buffer
0D5H	P57	P56	P55	P54	P53	P52	P51	P50	R/W	P5 data buffer
0D8H	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	-	R/W	T0M
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	TOC
0DAH	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT	R/W	TC0M
0DBH	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0	R/W	TC0C
0DCH	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT	R/W R/W	TC1M
0DDH 0DEH	TC1C7 TC1R7	TC1C6 TC1R6	TC1C5 TC1R5	TC1C4 TC1R4	TC1C3 TC1R3	TC1C2 TC1R2	TC1C1 TC1R1	TC1C0 TC1R0	W	TC1C TC1R
0DEH	GIE	-	-	-	STKPB3	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E0H	GIE .	-	-	-	- STRPB3	P02R	P01R	P00R	W W	POUR
0E1H	- P17R	- P16R	- P15R	P14R	- P13R	P12R	P11R	P10R	W	P1UR
0E2H	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R	W	P2UR
0E3H	-	-	-	-	-	-	-	P30R	W	P3UR
0E4H	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R	W	P4UR
0E5H	P57R	P56R	P54R	P54R	P53R	P52R	P51R	P50R	W	P5UR
0E6H	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL index pointer
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0E9H	-			-	-	P52OC	P110C	P10OC	W	P1OC
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H	-	-	-	-	S7PC11	S7PC10	S7PC9	S7PC8	R/W	STK7H
0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
0F3H	-	-	-	-	S6PC11	S6PC10	S6PC9	S6PC8	R/W	STK6H
0F4H	S5PC7	S5PC6	S5PC5	S5PC4	S5PC3	S5PC2	S5PC1	S5PC0	R/W	STK5L
0F5H	-	•	-	-	S5PC11	S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H	-	-	-	-	S4PC11	S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H	S2PC7	S2PC6	S2PC5	S2PC4	S3PC11 S2PC3	S3PC10 S2PC2	S3PC9	S3PC8	R/W	STK3H
		シスピしん	- ラスピしち	52264	52PG3	1 32102	S2PC1	S2PC0	R/W	STK2L
0FAH 0FBH	321 07	02. 00	OLI OU	02. 0.	S2PC11	S2PC10	S2PC9	S2PC8	R/W	STK2H





8-bit micro-controller build-in 12-bit ADC

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FDH	-	-	-	-	S1PC11	S1PC10	S1PC9	S1PC8	R/W	STK1H
0FEH	S0PC7	S0PC6	S0PC5	S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FFH	-	-	-	-	S0PC11	S0PC10	S0PC9	S0PC8	R/W	STK0H

Note:

- 1. To avoid system error, make sure to put all the "0" and "1" as it indicates in the above table.
- 2. All of register names had been declared in SN8ASM assembler.
- One-bit name had been declared in SN8ASM assembler with "F" prefix code.
 "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.



ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register.

ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

> Example: Read and write ACC value.

; Read ACC data and store in BUF data memory

MOV BUF, A

; Write a immediate data into ACC

MOV A, #0FH

; Write ACC data from BUF data memory

MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load 0x80~0x87 system registers data into buffers. Users have to save ACC data by program.

> Example: Protect ACC and working registers.

.DATA .CODE INT SERVICE: ACCBUF DS 1

; Define ACCBUF for store ACC data.

B0XCH

A, ACCBUF; Save ACC to buffer.

PUSH

; Save PFLAG and working registers to buffer.

•

POP

; Load PFLAG and working registers form buffers.

B0XCH A, ACCBUF

; Load ACC form buffer.

RETI ; Exit interrupt service vector

Note: To save and re-load ACC data, users must use "B0XCH" instruction, or else the PFLAG Register might be modified by ACC operation.



2.1.7 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	=	=	-	-	-	0	0	0

Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 2 **C:** Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

Bit 1 DC: Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

Bit 0 Z: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

Note: Refer to instruction set table for detailed information of C, DC and Z flags.



PROGRAM COUNTER 2.1.7.1

The program counter (PC) is a 12-bit binary counter separated into the high-byte 4 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 11.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	ı	-	-	ı	0	0	0	0	0	0	0	0	0	0	0	0
	PCH							PCL								

ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

B0BTS1 FC ; To skip, if Carry flag = 1 **JMP**

C0STEP ; Else jump to COSTEP.

. . .

COSTEP: NOP

> A, BUF0 ; Move BUF0 value to ACC. **B0MOV** B0BTS0 ; To skip, if Zero flag = 0. FΖ C1STEP ; Else jump to C1STEP. **JMP**

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H. ; Else jump to COSTEP. **JMP COSTEP**

COSTEP: NOP



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:

INCS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

...

COSTEP: NOP

INCMS instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x00 to 0xFF, the PC will add 2 steps to skip next instruction.

DECS instruction:

DECS BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• •

COSTEP: NOP

DECMS instruction:

DECMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

••

COSTEP: NOP



MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

. . .

; PC = 0328H

MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

...

> Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

B0ADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

•••

2.1.8 H, L REGISTERS

The H and L registers are the 8-bit buffers. There are two major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @HL register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
Read/Write	R/W							
After reset	Х	X	X	X	X	X	Х	Χ

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
Read/Write	R/W							
After reset	Χ	Х	X	Х	X	Х	Χ	X

Example: If want to read a data from RAM address 20H of bank 0, it can use indirectly addressing mode to



access data as following.

B0MOV H, #00H ; To set RAM bank 0 for H register B0MOV L, #20H ; To set location 20H for L register

B0MOV A, @HL ; To read a data into ACC

Example: Clear general-purpose data memory area of bank 0 using @HL register.

CLR H ; H = 0, bank 0

B0MOV L, #07FH ; L = 7FH, the last address of the data memory area

CLR_HL_BUF:

CLR @HL ; Clear @HL to be zero

DECMS L ; L – 1, if L = 0, finish the routine

JMP CLR HL BUF ; Not zero

CLR @HL

END_CLR: ; End of clear general purpose data memory area of bank 0

...

2.1.8.1 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

can be used as general working registers

can be used as RAM data pointers with @YZ register

can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	=	-	-	-	-	-	-	_

HE80	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

 $\begin{array}{lll} \text{B0MOV} & \text{Y, \#00H} & \text{; To set RAM bank 0 for Y register} \\ \text{B0MOV} & \text{Z, \#25H} & \text{; To set location 25H for Z register} \end{array}$

B0MOV A, @YZ ; To read a data into ACC

Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR_YZ_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR_YZ_BUF ; Not zero

CLR @YZ

END CLR: ; End of clear general purpose data memory area of bank 0

Page 38



2.1.8.2 X REGISTERS

X register is an 8-bit buffer. There are two major functions of the register.

- can be used as general working registers
- can be used as ROM data pointer with the MOVC instruction for look-up table

085H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	XBIT7	XBIT6	XBIT5	XBIT4	XBIT3	XBIT2	XBIT1	XBIT0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about X register look-up table application.



2.1.8.3 R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
 (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the
 low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



2.2 ADDRESSING MODE

2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

Example: Move the immediate data 12H to ACC.

MOV A, #12H ; To set an immediate data 12H into ACC.

Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

> Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (H/L, Y/Z).

Example: Indirectly addressing mode with @HL register

B0MOV H, #0 ; To clear H register to access RAM bank 0. B0MOV L, #12H ; To set an immediate data 12H into L register.

B0MOV A, @HL ; Use data pointer @HL reads a data from RAM location

; 012H into ACC.

Example: Indirectly addressing mode with @YZ register

B0MOV Y, #0 ; To clear Y register to access RAM bank 0. B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



2.3 STACK OPERATION

2.3.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 12-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer $(n = 0 \sim 2)$

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

> Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointer in the beginning of the program.

MOV A, #00000111B B0MOV STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL $(n = 7 \sim 0)$



2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	5	STKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	-
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	5	STKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-

3 RESET

3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] **NTO, NPD:** Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- Power-up: System detects the power voltage up and waits for power stable.
- External reset: System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the
 watchdog timer function.
- Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



3.4 BROWN OUT RESET

3.4.1 BROWN OUT DESCRIPTION

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



Brown Out Reset Diagram

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.


3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)
- **▶** Note:
- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.



LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range.

Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



3.5 EXTERNAL RESET


External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- **External reset:** System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

3.6 EXTERNAL RESET CIRCUIT

3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

* Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.



3.6.5 External Reset IC





4 SYSTEM CLOCK

4.1 OVERVIEW

The micro-controller is a dual clock system. There are high-speed clock and low-speed clock. The high-speed clock is generated from the external oscillator circuit. The low-speed clock is generated from on-chip low-speed RC oscillator circuit (ILRC 16KHz @3V, 32KHz @5V).


Both the high-speed clock and the low-speed clock can be system clock (Fosc). The system clock in slow mode is divided by 4 to be the instruction cycle (Fcpu).

Normal Mode (High Clock): Fcpu = Fhosc / N, N = 1 ~ 128, Select N by Fcpu code option.

Slow Mode (Low Clock): Fcpu = Flosc/4.

SONIX provides a "Noise Filter" controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fhosc/4** when noise filter enable.

4.2 CLOCK BLOCK DIAGRAM



- HOSC: High Clk code option.
- Fhosc: External high-speed clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.



4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	=	=	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 STPHX: External high-speed oscillator control bit.

0 = External high-speed oscillator free run.

1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.

Bit 2 **CLKMD:** System high/Low clock mode control bit.

0 = Normal (dual) mode. System clock is high clock.

1 = Slow mode. System clock is internal low clock.

Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

> Example: Stop high-speed oscillator

B0BSET FSTPHX ; To stop external high-speed oscillator only.

Example: When entering the power down mode (sleep mode), both high-speed oscillator and internal low-speed oscillator will be stopped.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).




4.4 SYSTEM HIGH CLOCK


The system high clock is from external oscillator. The high clock type is controlled by "High_Clk" code option.


High_Clk Code Option	Description
RC	The high clock is external RC type oscillator. XOUT pin is general purpose I/O pin.
12M	The high clock is external high speed oscillator. The typical frequency is 12MHz.
4M	The high clock is external oscillator. The typical frequency is 4MHz.

4.4.1 EXTERNAL HIGH CLOCK

External high clock includes three modules (Crystal/Ceramic, RC and external clock signal). The high clock oscillator module is controlled by High_Clk code option. The start up time of crystal/ceramic and RC type oscillator is different. RC type oscillator's start-up time is very short, but the crystal's is longer. The oscillator start-up time decides reset time length.










4.4.1.1 CRYSTAL/CERAMIC


Crystal/Ceramic devices are driven by XIN, XOUT pins. For high/normal/low frequency, the driving currents are different. High_Clk code option supports different frequencies. 12M option is for high speed (ex. 12MHz). 4M option is for normal speed (ex. 4MHz). 32K option is for low speed (ex. 32768Hz).



Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.

4.4.1.2 RC

Selecting RC oscillator is by RC option of High_Clk code option. RC type oscillator's frequency is up to 10MHz. Using "R" value is to change frequency. 50P~100P is good value for "C". XOUT pin is general purpose I/O pin.




Note: Connect the R and C as near as possible to the VDD pin of micro-controller.



4.4.1.3 EXTERNAL CLOCK SIGNAL

Selecting external clock signal input to be system clock is by RC option of High_Clk code option. The external clock signal is input from XIN pin. XOUT pin is general purpose I/O pin.




Note: The GND of external oscillator circuit must be as near as possible to VSS pin of micro-controller.



4.5 SYSTEM LOW CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by CLKMD.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

> Example: Stop internal low-speed oscillator by power down mode.

BOBSET FCPUMO ; To stop external high-speed oscillator and internal low-speed

; oscillator called power down mode (sleep mode).

* Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



4.5.1 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

Example: Fcpu instruction cycle of external oscillator.

	B0BSET	P0M.0	; Set P0.0 to be output mode for outputting Fcpu toggle signal.
@@:	B0BSET B0BCLR	P0.0 P0.0	; Output Fcpu toggle signal in low-speed clock mode. ; Measure the Fcpu frequency by oscilloscope.
	JMP	@B	, measure the reput requertey by oscilloscope.

Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.


5 SYSTEM OPERATION MODE

5.1 OVERVIEW

The chip is featured with low power consumption by switching around four different modes as following.

- Normal mode (High-speed mode)
- Slow mode (Low-speed mode)
- Power-down mode (Sleep mode)
- Green mode





Operating mode description

MODE	NORMAL	SLOW	GREEN	POWER DOWN (SLEEP)	REMARK
EHOSC	Running	By STPHX	By STPHX	Stop	
ILRC	Running	Running	Running	Stop	
CPU instruction	Executing	Executing	Stop	Stop	
T0 timer	*Active	*Active	*Active	Inactive	* Active if T0ENB=1
TC0 timer	*Active	*Active	*Active	Inactive	* Active if TC0ENB=1
TC1 timer	*Active	*Active	*Active	Inactive	* Active if TC1ENB=1
Watchdog timer	By Watch_Dog	By Watch_Dog	By Watch_Dog		Refer to code option
ū	Code option	Code option	Code option	Code option	description
Internal interrupt	All active	All active	T0, TC0	All inactive	
External interrupt	All active	All active	All active	All inactive	
Wakeup source	-	-	P0, P1, T0 Reset	P0, P1, Reset	

EHOSC: External high clock

ILRC: Internal low clock (16K RC oscillator at 3V, 32K at 5V)



5.2 SYSTEM MODE SWITCHING

> Example: Switch normal/slow mode to power down (sleep) mode.

B0BSET FCPUM0 ; Set CPUM0 = 1.

- Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.
- Example: Switch normal mode to slow mode.

BOBSET FCLKMD ;To set CLKMD = 1, Change the system into slow mode BOBSET FSTPHX ;To stop external high-speed oscillator for power saving.

Example: Switch slow mode to normal mode (The external high-speed oscillator is still running)

B0BCLR FCLKMD ; To set CLKMD = 0

> Example: Switch slow mode to normal mode (The external high-speed oscillator stops)

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 20ms for external clock stable.

BOBCLR FSTPHX ; Turn on the external high-speed oscillator.

B0MOV Z, #54 ; If VDD = 5V, internal RC=32KHz (typical) will delay @@: DECMS Z ; 0.125ms X 162 = 20.25ms for external clock stable

JMP @B

B0BCLR FCLKMD ; Change the system back to the normal mode

Example: Switch normal/slow mode to green mode.

B0BSET FCPUM1 ; Set CPUM1 = 1.

Note: If T0 timer wakeup function is disabled in the green mode, only the wakeup pin and reset pin can wakeup the system backs to the previous operation mode.



Example: Switch normal/slow mode to Green mode and enable T0 wakeup function.

; Set T0 timer w	rakeup function. B0BCLR B0BCLR MOV	FT0IEN FT0ENB A,#20H	; To disable T0 interrupt service ; To disable T0 timer ;
	B0MOV MOV	T0M,A A,#74H	; To set T0 clock = Fcpu / 64
	B0MOV	TOC,A	; To set T0C initial value = 74H (To set T0 interval = 10 ms)
	B0BCLR B0BCLR	FT0IEN	; To disable T0 interrupt service
	B0BSET	FT0IRQ FT0ENB	; To clear T0 interrupt request ; To enable T0 timer

^{*} Note: During the green mode with T0 wake-up function, the wakeup pins, reset pin and T0 can wakeup the system back to the last mode. T0 wake-up period is controlled by program and T0ENB must be set.



5.3 WAKEUP

5.3.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

5.3.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 4096 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fosc * 4096 (sec) + high clock start-up time

- Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.
- Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc * 4096 = 1.024 ms (Fosc = 4MHz)

The total wakeup time = 1.024ms + oscillator start-up time



5.3.3 P1W WAKEUP CONTROL REGISTER

Under power down mode (sleep mode) and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **P10W~P17W:** Port 1 wakeup function control bits.


0 = Disable P1n wakeup function.

1 = Enable P1n wakeup function.

6 INTERRUPT

6.1 OVERVIEW

This MCU provides eight interrupt sources, including three internal interrupt (T0/TC0/TC1/SIO/ADC) and three external interrupt (INT0/INT1/INT2). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode, and interrupt request is latched until return to normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including three internal interrupts, two external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	ADCIEN	TC1IEN	TC0IEN	TOIEN	SIOIEN	P02IEN	P01IEN	P00IEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **P001EN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 1 **P01IEN:** External P0.1 interrupt (INT1) control bit.

0 = Disable INT1 interrupt function. 1 = Enable INT1 interrupt function.

Bit 2 **P02IEN:** External P0.2 interrupt (INT2) control bit.

0 = Disable INT1 interrupt function.1 = Enable INT1 interrupt function.

Bit 3 **SIOIEN:** SIO interrupt control bit.

0 = Disable SIO interrupt function.

1 = Enable SIO interrupt function.

Bit 4 **TOIEN:** TO timer interrupt control bit.

0 = Disable T0 interrupt function.1 = Enable T0 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.

1 = Enable TC0 interrupt function.

Bit 6 **TC1IEN:** TC1 timer interrupt control bit.

0 = Disable TC1 interrupt function.

1 = Enable TC1 interrupt function.

Bit 7 **ADCIEN:** ADC interrupt control bit.

0 = Disable ADC interrupt function.

1 = Enable ADC interrupt function.



6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	ADCIRQ	TC1IRQ	TC0IRQ	T0IRQ	SIOIRQ	P02IRQ	P01IRQ	P00IRQ
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 1 **P01IRQ:** External P0.1 interrupt (INT1) request flag.

0 = None INT1 interrupt request.

1 = INT1 interrupt request.

Bit 2 **P02IRQ:** External P0.2 interrupt (INT2) request flag.

0 = None INT1 interrupt request.

1 = INT1 interrupt request.

Bit 3 **SIOIRQ:** SIO interrupt request flag.

0 = None SIO interrupt request.

1 = SIO interrupt request.

Bit 4 **TOIRQ:** To timer interrupt request flag.

0 = None T0 interrupt request.

1 = T0 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.

Bit 6 TC1IRQ: TC1 timer interrupt request flag.

0 = None TC1 interrupt request.

1 = TC1 interrupt request.

Bit 7 **ADCIRQ:** ADC interrupt request flag.

0 = None ADC interrupt request.

1 = ADC interrupt request.



6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	1	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	1	R/W	R/W	R/W
After reset	0	=	-	-	-	1	1	1

Bit 7 GIE: Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

Example: Set global interrupt control bit (GIE).

B0BSET FGIE ; Enable GIE

Note: The GIE bit must enable during all interrupt operation.



PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instruction only save working registers 0x80~0x87 including **PFLAG** data into buffers. The ACC data must be saved by program.

* Note:

- 1. "PUSH", "POP" instructions only process 0x80~0x87 working registers and PFLAG register. Users have to save and load ACC by program as interrupt occurrence.
- 2. The buffer of PUSH/POP instruction is only one level and is independent to RAM or Stack area.

Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

.DATA ACCBUF DS 1 ; ACCBUF is ACC data buffer.

.CODE

ORG 0

JMP START

ORG 8

JMP INT_SERVICE

ORG 10H

START:

...

INT SERVICE:

BOXCH A, ACCBUF; Save ACC in a buffer

PUSH ; Save 0x80~0x87 working registers and PFLAG register to

buffers.

...

POP ; Load 0x80~0x87 working registers and PFLAG register

from buffers.

B0XCH A, ACCBUF ; Restore ACC from buffer

RETI ; Exit interrupt service vector

ENDP



6.5 INTO (P0.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

* Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	=	-
Read/Write	-	-	-	R/W	R/W	-	=	-
After reset	=	=	-	1	0	=	=	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

> Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service
B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE ; Enable GIE

Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ : Reset P00IRQ

.. ; INTO interrupt service routine

EXIT INT:

INT SERVICE:

... ; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



6.6 INT1 (P0.1) INTERRUPT OPERATION

When the INT1 trigger occurs, the P01IRQ will be set to "1" no matter the P01IEN is enable or disable. If the P01IEN = 1 and the trigger event P01IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P01IEN = 0 and the trigger event P01IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P01IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.1 is falling edge.

Example: INT1 interrupt request setup.

B0BSET FP01IEN ; Enable INT1 interrupt service B0BCLR FP01IRQ ; Clear INT1 interrupt request flag

B0BSET FGIE ; Enable GIE

Example: INT1 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE

INT_SERVICE:

; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP01IRQ ; Check P01IRQ

JMP EXIT_INT ; P01IRQ = 0, exit interrupt vector

B0BCLR FP01IRQ ; Reset P01IRQ

.. ; INT1 interrupt service routine

EXIT_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.

RETI ; Exit interrupt vector



6.7 INT2 (P0.2) INTERRUPT OPERATION

When the INT2 trigger occurs, the P02IRQ will be set to "1" no matter the P02IEN is enable or disable. If the P02IEN = 1 and the trigger event P02IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P02IEN = 0 and the trigger event P02IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P02IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.2 is falling edge.

> Example: INT2 interrupt request setup.

B0BSET FP02IEN ; Enable INT2 interrupt service B0BCLR FP02IRQ ; Clear INT2 interrupt request flag

B0BSET FGIE ; Enable GIE

Example: INT2 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP02IRQ ; Check P02IRQ

JMP EXIT_INT ; P02IRQ = 0, exit interrupt vector

B0BCLR FP02IRQ ; Reset P02IRQ

.. ; INT2 interrupt service routine

EXIT_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.

6.8 TO INTERRUPT OPERATION

When the T0C counter occurs overflow, the T0IRQ will be set to "1" however the T0IEN is enable or disable. If the T0IEN = 1, the trigger event will make the T0IRQ to be "1" and the system enter interrupt vector. If the T0IEN = 0, the trigger event will make the T0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

> Example: T0 interrupt request setup.

B0BCLR	FTOIEN	; Disable T0 interrupt service
B0BCLR	FTOENB	; Disable T0 timer
MOV	A, #20H	;
B0MOV	TOM, A	; Set T0 clock = Fcpu / 64
MOV	A, #74H	; Set T0C initial value = 74H
B0MOV	TOC, A	; Set T0 interval = 10 ms
B0BSET	FT0IEN	; Enable T0 interrupt service
B0BCLR	FT0IRQ	; Clear T0 interrupt request flag
B0BSET	FT0ENB	; Enable T0 timer
B0BSET	FGIE	; Enable GIE

Example: T0 interrupt service routine.

ORG	8	; Interrupt vector
JMP	INT SERVICE	

INT SERVICE:

.. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1	FT0IRQ	; Check T0IRQ
JMP	EXIT_INT	; T0IRQ = 0, exit interrupt vector
B0BCLR MOV	FT0IRQ A #74H	; Reset T0IRQ

B0MOV T0C, A ; Reset T0C. ... ; T0 interrupt service routine

EXIT_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



6.9 TC0 INTERRUPT OPERATION

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: TC0 interrupt request setup.

B0BCLR	FTC0IEN	; Disable TC0 interrupt service
B0BCLR	FTC0ENB	; Disable TC0 timer
MOV	A, #20H	;
B0MOV	TC0M, A	; Set TC0 clock = Fcpu / 64
MOV	A, #74H	; Set TC0C initial value = 74H
B0MOV	TC0C, A	; Set TC0 interval = 10 ms
BOBSET	FTC0IEN	; Enable TC0 interrupt service
BOBCLR	FTC0IRQ	; Clear TC0 interrupt request flag
BOBSET	FTC0ENB	; Enable TC0 timer
B0BSET	FGIE	; Enable GIE

Example: TC0 interrupt service routine.

	ORG	8	; Interrupt vector
	JMP	INT SERVICE	
INT_SERVICE:		_	

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ
JMP EXIT INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ MOV A, #74H B0MOV TC0C, A ; Reset TC0C.

; TC0 interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.10 TC1 INTERRUPT OPERATION

When the TC1C counter overflows, the TC1IRQ will be set to "1" no matter the TC1IEN is enable or disable. If the TC1IEN and the trigger event TC1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC1IEN = 0, the trigger event TC1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: TC1 interrupt request setup.

B0BCLR FTC1IEN ; Disable TC1 interrupt service **B0BCLR** FTC1ENB ; Disable TC1 timer MOV A, #20H **B0MOV** TC1M, A Set TC1 clock = Fcpu / 64 MOV A. #74H ; Set TC1C initial value = 74H **B0MOV** : Set TC1 interval = 10 ms TC1C, A **B0BSET** FTC1IEN ; Enable TC1 interrupt service **B0BCLR** FTC1IRQ ; Clear TC1 interrupt request flag **B0BSET** FTC1ENB : Enable TC1 timer **FGIE B0BSET** ; Enable GIE

Example: TC1 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC1IRQ ; Check TC1IRQ

JMP EXIT INT ; TC1IRQ = 0, exit interrupt vector

B0BCLR FTC1IRQ ; Reset TC1IRQ MOV A, #74H

BOMOV TC1C, A ; Reset TC1C. ... ; TC1 interrupt service routine

... ; TOT interrupt service routine

EXIT_INT:
... ; Pop routine to load ACC and PFLAG from buffers.



6.11 SIO INTERRUPT OPERATION

When the SIO converting successfully, the SIOIRQ will be set to "1" no matter the SIOIEN is enable or disable. If the SIOIEN and the trigger event SIOIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the SIOIEN = 0, the trigger event SIOIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the SIOIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

> Example: SIO interrupt request setup.

B0BSET FSIOIEN ; Enable SIO interrupt service B0BCLR FSIOIRQ ; Clear SIO interrupt request flag

B0BSET FGIE ; Enable GIE

Example: SIO interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT SERVICE

INT_SERVICE:
... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FSIOIRQ ; Check SIOIRQ

JMP EXIT_INT ; SIOIRQ = 0, exit interrupt vector

B0BCLR FSIOIRQ ; Reset SIOIRQ

.. ; SIO interrupt service routine

EXIT INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



6.12 ADC INTERRUPT OPERATION

When the ADC converting successfully, the ADCIRQ will be set to "1" no matter the ADCIEN is enable or disable. If the ADCIEN and the trigger event ADCIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the ADCIEN = 0, the trigger event ADCIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the ADCIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: ADC interrupt request setup.

B0BCLR FADCIEN ; Disable ADC interrupt service

MOV A, #10110000B ;

B0MOV ADM, A ; Enable P4.0 ADC input and ADC function. MOV A, #00000000B ; Set ADC converting rate = Fcpu/16

B0MOV ADR, A

B0BSET FADCIEN ; Enable ADC interrupt service B0BCLR FADCIRQ ; Clear ADC interrupt request flag

BOBSET FGIE ; Enable GIE

BOBSET FADS ; Start ADC transformation

> Example: ADC interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT_SERVICE INT SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FADCIRQ ; Check ADCIRQ

JMP EXIT_INT ; ADCIRQ = 0, exit interrupt vector

B0BCLR FADCIRQ ; Reset ADCIRQ

. ; ADC interrupt service routine

EXIT_INT:

... ; Pop routine to load ACC and PFLAG from buffers.



6.13 MULTI-INTERRUPT OPERATION

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
P01IRQ	P0.1 trigger controlled by PEDGE
P02IRQ	P0.2 trigger controlled by PEDGE
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow
TC1IRQ	TC1C overflow
SIOIRQ	SIO transmitting end.
ADCIRQ	ADC converting end.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.



Example: Check the interrupt request under multi-interrupt operation

ORG ; Interrupt vector

JMP INT_SERVICE

INT SERVICE:

; Push routine to save ACC and PFLAG to buffers.

INTPOOCHK: ; Check INT0 interrupt request

FP00IEN ; Check P00IEN B0BTS1

INTP01CHK ; Jump check to next interrupt **JMP**

B0BTS0 FP00IRQ ; Check P00IRQ

JMP INTP00

INTP01CHK: ; Check INT1 interrupt request B0BTS1

FP00IEN **Check P01IEN JMP** INTP02CHK ; Jump check to next interrupt

B0BTS0 FP01IRQ ; Check P01IRQ **JMP**

INTP02CHK: ; Check INT2 interrupt request

INTP01 B0BTS1 **FP00IEN Check P02IEN**

> JMP INTT0CHK ; Jump check to next interrupt

B0BTS0 Check P02IRQ FP02IRQ

JMP INTP02

INTTOCHK: ; Check T0 interrupt request

B0BTS1 **FTOIEN Check TOIEN**

JMP INTTC0CHK Jump check to next interrupt

B0BTS0 FT0IRQ Check T0IRQ

JMP ; Jump to T0 interrupt service routine INTT0 INTTC0CHK:

; Check TC0 interrupt request

B0BTS1 **FTC0IEN** ; Check TC0IEN

> INTTC1CHK ; Jump check to next interrupt **JMP**

> B0BTS0 ; Check TC0IRQ FTC0IRQ

; Jump to TC0 interrupt service routine **JMP** INTTC0

INTTC1CHK: Check T1 interrupt request

B0BTS1 FTC1IEN ; Check TC1IEN

> JMP **INTSIOHK** ; Jump check to next interrupt

B0BTS0 FTC1IRQ Check TC1IRQ

JMP INTT1 ; Jump to TC1 interrupt service routine INTSIOCHK:

Check SIO interrupt request

B0BTS1 **FSIOIEN Check SIOIEN**

> **JMP INTADCHK** Jump check to next interrupt

B0BTS0 **FSIOIRQ** Check SIOIRQ

JMP INTSIO Jump to SIO interrupt service routine

Check ADC interrupt request

B0BTS1 **FADCIEN Check ADCIEN**

INT_EXIT **JMP** Jump to exit of IRQ B0BTS0 **FADCIRQ** Check ADCIRQ

JMP INTADC ; Jump to ADC interrupt service routine

INT EXIT:

INTADCHK:

; Pop routine to load ACC and PFLAG from buffers.



7 I/O PORT 7.1 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POM	-	-	-	=	-	P02M	P01M	P00M
Read/Write	-	-	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0
0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0C3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3M	-	-	-	-	-	=	-	P30M
Read/Write	-	-	-	-	-	=	-	R/W
After reset	-	-	-	-	-	=	-	0
0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. $(n = 0 \sim 5)$.

0 = Pn is input mode.

1 = Pn is output mode.

- * Note: Users can program them by bit control instructions (B0BSET, B0BCLR).
- * Note: If not used ADC function, AVDD must be connect with VDD, otherwise P4 I/O maybe ERROR.



Example: I/O mode selecting

CLR P0M ; Set all ports to be input mode.

CLR P4M CLR P5M

MOV A, #0FFH ; Set all ports to be output mode.

B0MOV P0M, A B0MOV P4M,A B0MOV P5M, A

B0BCLR P4M.0 ; Set P4.0 to be input mode.

B0BSET P4M.0 ; Set P4.0 to be output mode.



7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	=	-	-	-	-	P02R	P01R	P00R
Read/Write	-	-	-	-	-	W	W	W
After reset	-	-	-	-	-	0	0	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2UR	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3UR	-	-	-	i	-	=	=	P30R
Read/Write	i	-	-	İ	-	=	ı	W
After reset	-	-	-	-	-	-	-	0

0E4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4UR	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

> Example: I/O Pull up Register

MOV A, #0FFH ; Enable Port0, 4, 5 Pull-up register, B0MOV P0UR, A ;

B0MOV P4UR,A B0MOV P5UR, A



7.3 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	=	-	=	=	P02	P01	P00
Read/Write	-	=	-	=	=	R/W	R/W	R/W
After reset	-	=	-	=	=	0	0	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P3	=	-	-	-	i	-	=	P30
Read/Write	-	-	-	-	i	-	=	R/W
After reset	=	-	-	-	-	-	-	0

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P47	P46	P45	P44	P43	P42	P41	P40
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P4 ; Read data from Port 4 B0MOV A, P5 ; Read data from Port 5

> Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port. B0MOV P0, A

B0MOV P4, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P4.0 ; Set P4.0 and P5.3 to be "1".

B0BSET P5.3


B0BCLR P4.0 ; Set P4.0 and P5.3 to be "0".

B0BCLR P5.3



7.4 I/O OPEN-DRAIN REGISTER

P1.0/P1.1/P5.2 is built-in open-drain function. P1.0/P1.1/P5.2 must be set as output mode when enable open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	-	P52OC	P110C	P10OC
Read/Write	-	-	-	-	-	W	W	W
After reset	-	-	-	-	-	0	0	0

Bit 2 **P520C:** P5.2 open-drain control bit

0 = Disable open-drain mode1 = Enable open-drain mode

Bit 1 P110C: P1.1 open-drain control bit

0 = Disable open-drain mode 1 = Enable open-drain mode

Bit 0 P100C: P1.0 open-drain control bit

0 = Disable open-drain mode 1 = Enable open-drain mode

> Example: Enable P1.0 to open-drain mode and output high.

B0BSET P1.0 ; Set P1.0 buffer high.

B0BSET P10M ; Enable P1.0 output mode.
MOV A, #01H ; Enable P1.0 open-drain function.

B0MOV P1OC, A

- Note: P10C is write only register. Setting P100C must be used "MOV" instructions.
- > Example: Disable P1.0 to open-drain mode and output low.

MOV A, #0 ; Disable P1.0 open-drain function.

B0MOV P1OC, A

Note: After disable open-drain function, I/O mode returns to last I/O mode.

7.5 PORT 4 ADC SHARE PIN

The Port 4 is shared with ADC input function and no Schmitt trigger structure. Only one pin of port 4 can be configured as ADC input in the same time by ADM register. The other pins of port 4 are digital I/O pins. Connect an analog signal to COMS digital input pin, especially the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port 4 will encounter above current leakage situation. P4CON is Port4 Configuration register. Write "1" into P4CON.n will configure related port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	P4CON7	P4CON6	P4CON5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[4:0] **P4CON[7:0]:** P4.n configuration control bits.

0 = P4.n can be an analog input (ADC input) or digital I/O pins.

1 = P4.n is pure analog input, can't be a digital I/O pin.

Note: When Port 4.n is general I/O port not ADC channel, P4CON.n must set to "0" or the Port 4.n digital I/O signal would be isolated.

Port 4 ADC analog input is controlled by GCHS and CHSn bits of ADM register. If GCHS = 0, P4.n is general purpose bi-direction I/O port. If GCHS = 1, P4.n pointed by CHSn is ADC analog signal input pin. Users should set P4 ADC input pin as input mode without pull-up.

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	-	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit 4 GCHS: Global channel select bit.

0 = Disable AIN channel.

1 = Enable AIN channel.

Bit[2:0] CHS[2:0]: ADC input channels select bit.

000 = AIN0, 001 = AIN1, ... 110 = AIN6, 111 = AIN7.

Note: For P4.n general purpose I/O function, users should make sure of P4.n's ADC channel is disabled.





Example: Set P4.1 to be general purpose input mode. P4CON.1 must be set as "0".

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ;If CHS[2:0] point to P4.1 (CHS[2:0] = 001B), set GCHS=0

;If CHS[2:0] don't point to P4.1 (CHS[2:0] ≠ 001B), don't

care GCHS status.

; Clear P4CON.

B0BCLR P4CON.1 ; Enable P4.1 digital function.

; Enable P4.1 input mode.

B0BCLR P4M.1 ; Set P4.1 as input mode.

Example: Set P4.1 to be general purpose output. P4CON.1 must be set as "0".

; Check GCHS and CHS[2:0] status.

B0BCLR FGCHS ;If CHS[2:0] point to P4.1 (CHS[2:0] = 001B), set GCHS=0.

;If CHS[2:0] don't point to P4.1 (CHS[2:0] ≠ 001B), don't

care GCHS status.

; Clear P4CON.

B0BCLR P4CON.1 ; Enable P4.1 digital function.

; Set P4.1 output buffer to avoid glitch.

B0BSET P4.1 ; Set P4.1 buffer as "1".

; or

B0BCLR P4.1 ; Set P4.1 buffer as "0".

; Enable P4.1 output mode.

B0BSET P4M.1 ; Set P4.1 as input mode.



8 TIMERS

8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

* Note:

- 1. If watchdog is "Always_On" mode, it keeps running event under power down mode or green mode.
- 2. For S8KD ICE simulation, clear watchdog timer using "@RST_WDT" macro is necessary. Or the S8KD watchdog would be error.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A, #5AH WDTR, A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
 JMP	MAIN	
JIVIP	IVIAIIN	



Example: Clear watchdog timer by @RST WDT macro.

Main:

@RST_WDT		; Clear the watchdog timer.			
CALL CALL	SUB1 SUB2				
•••					
 JMP	MAIN				

Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:			
Err:	; Check I/O ; Check RAM ; Check RAM ; I/O or RAM error. Program jump here		,
L11.	σινιι φ		; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	B0BSET	FWDRST	; I/O and RAM are correct. Clear watchdog timer and ; execute program. ; Only one clearing watchdog timer of whole program.
	 CALL	SUB1	

... ...

CALL

JMP MAIN

SUB₂




8.2 TIMER 0 (T0)

8.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service.

The main purposes of the T0 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- Green mode wakeup function: To can be green mode wake-up time as T0ENB = 1. System will be wake-up by T0 time out.



8.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	-
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

TORATE[2:0]: To internal clock select bits. Bit [6:4]

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

Bit 7 T0ENB: T0 counter control bit.

0 = Disable T0 timer.

1 = Enable T0 timer.



8.2.3 TOC COUNTING REGISTER

TOC is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

Example: To set 10ms interval time for T0 interrupt. High clock is external 4MHz. Fcpu=Fosc/4. Select T0RATE=010 (Fcpu/64).

The basic timer table interval time of T0.

T0RATE	T0CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TOTALL	TOOLOOK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	



8.2.4 TO TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

B0BCLR FT0ENB ; T0 timer.

BOBCLR FTOIEN ; TO interrupt function is disabled.
BOBCLR FTOIRQ ; TO interrupt request flag is cleared.

Set T0 timer rate.

MOV A, #0xxx0000b ;The T0 rate control bits exist in bit4~bit6 of T0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T0M,A ; T0 timer is disabled.

Set T0 interrupt interval time.

MOV A,#7FH

B0MOV T0C,A ; Set T0C value.

Set T0 timer function mode.

B0BSET FT0IEN ; Enable T0 interrupt function.

Enable T0 timer.

B0BSET FT0ENB ; Enable T0 timer.



8.2.5 TO TIMER NOTICE

When T0C.7 is from "1" to "0", T0IRQ is set "1" whether T0 is operating or not. If T0IRQ = 0 and T0C is changed by program, T0IRQ might be set as T0C.7 is from "1" to "0". The condition makes unexpected T0 interrupt occurring.

Example: TOC = 0x80 (TOC.7 = 1) and TOIRQ = 0. TOIRQ will set as "1" when TOC is cleared by program (TOC.7 = 0).

MOV A, #0 ; Clear T0C and T0C.7 is from "1" to "0".

B0MOV T0C, A ; T0IRQ changed from "0" to "1".

BOBSET FT0IEN ; Enable T0 interrupt function and system jumps to interrupt

; vector (ORG 8) at next cycle.

If ToC changing in system operating duration is necessary, to disable T0 interrupt function (ToIEN = 0) before changing ToC value. The solution can avoid unexpected T0 interrupt occurring and example is as following.

> Example: TOC = 0x80 and T0IRQ = 0. T0IRQ will change to "1" when T0C is cleared by program.

B0BCLR FT0IEN ; Disable T0 interrupt function.

MOV A, #0 ; Clear T0C and T0C.7 is from "1" to "0".

B0MOV T0C, A ; T0IRQ changed from "0" to "1".

B0BCLR FT0IRQ ; Clear T0IRQ flag.

BOBSET FTOIEN ; Enable T0 interrupt function.

...

Note: Disable T0 interrupt function first, and load new T0C value into T0C buffer. This way can avoid unexpected T0 interrupt occurring.




8.3 TIMER/COUNTER 0 (TC0)

8.3.1 OVERVIEW

The TC0 is an 8-bit binary up counting timer. TC0 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT0 from P0.0 pin (Falling edge trigger). Using TC0M register selects TC0C's clock source from internal or external. If TC0 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service. TC0 overflow time is 0xFF to 0x00 normally. Under PWM mode, TC0 overflow is still 256 counts.

The main purposes of the TC0 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- External event counter: Counts system "events" based on falling edge detection of external clock signals at the INT0 input pin.
- Buzzer output
- PWM output





8.3.2 TCOM MODE REGISTER

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	ALOAD0	TC0OUT	PWM0OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM0OUT:** PWM output control bit.

0 = Disable PWM output.

1 = Enable PWM output. PWM duty controlled by TC0OUT, ALOAD0 bits.

Bit 1 TC0OUT: TC0 time out toggle signal output control bit. Only valid when PWM0OUT = 0.

0 = Disable, P5.4 is I/O function.

1 = Enable, P5.4 is output TC0OUT signal.

Bit 2 ALOAD0: Auto-reload control bit. Only valid when PWM0OUT = 0.

0 = Disable TC0 auto-reload function.

1 = Enable TC0 auto-reload function.

Bit 3 TC0CKS: TC0 clock source select bit.

0 = Internal clock (Fcpu).

1 = External clock from P0.0/INT0 pin.

Bit [6:4] **TC0RATE[2:0]:** TC0 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

...

110 = fcpu/4.

111 = fcpu/2.

Bit 7 **TC0ENB:** TC0 counter control bit.

0 = Disable TC0 timer.

1 = Enable TC0 timer.

Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



8.3.3 TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for TC0 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = 256 - (TC0 interrupt interval time * input clock)

Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

The basic timer table interval time of TC0.

TCOBATE	TC0CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TOURATE	TOUCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	

* Note: TC0C can't be set as 0xFF when TC0 timer operating in interrupt, buzzer output modes. TC0C available range is 0x00~0xFE. The problem doesn't exist in pure PWM mode.



8.3.4 TCOR AUTO-LOAD REGISTER

TC0 timer is with auto-load function controlled by ALOAD0 bit of TC0M. When TC0C overflow occurring, TC0R value will load to TC0C by system. It is easy to generate an accurate time, and users don't reset TC0C during interrupt service routine.

0CDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0R	TC0R7	TC0R6	TC0R5	TC0R4	TC0R3	TC0R2	TC0R1	TC0R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC0R initial value is as following.

TCOR initial value = N - (TC0 interrupt interval time * input clock)

N is TC0 overflow boundary number. TC0 timer overflow time has five types (TC0 timer, TC0 event counter, TC0 Fcpu clock source, PWM mode and no PWM mode). These parameters decide TC0 overflow time and valid value as follow table.

TC0CKS	PWM0	ALOAD0	TC0OUT	N	TC0R valid value	TC0R value binary type
	0	Χ	Х	256	0x00~0xFF	00000000b~1111111b
	1	0	0	256	0x00~0xFF	00000000b~1111111b
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	•	-	-	256	0x00~0xFF	00000000b~1111111b


Example: To set 10ms interval time for TC0 interrupt. TC0 clock source is Fcpu (TC0KS=0) and no PWM output (PWM0=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

* Note: TC0R can't be set as 0xFF when TC0 timer operating in interrupt, buzzer output modes. TC0R available range is 0x00~0xFE. The problem doesn't exist in pure PWM mode.



8.3.5 TC0 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC0OUT) is from TC0 timer/counter frequency output function. By setting the TC0 clock frequency, the clock signal is output to P5.4 and the P5.4 general purpose I/O function is auto-disable. The TC0OUT frequency is divided by 2 from TC0 interval time. TC0OUT frequency is 1/2 TC0 frequency. The TC0 clock has many combinations and easily to make difference frequency. The TC0OUT frequency waveform is as following.



Example: Setup TC0OUT output from TC0 to TC0OUT (P5.4). The external high-speed clock is 4MHz. The TC0OUT frequency is 0.5KHz. Because the TC0OUT signal is divided by 2, set the TC0 clock to 1KHz. The TC0 clock source is from external oscillator clock. TC0 rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 131.

MOV B0MOV	A,#01100000B TC0M,A	; Set the TC0 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC0C,A TC0R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC0OUT FALOAD0 FTC0ENB	; Enable TC0 output to P5.4 and disable P5.4 I/O function ; Enable TC0 auto-reload function ; Enable TC0 timer

★ Note: Buzzer output is enabled, and "PWM0OUT" must be "0".



8.3.6 TC0 TIMER OPERATION SEQUENCE

TC0 timer operation includes timer interrupt, event counter, TC0OUT and PWM. The sequence of setup TC0 timer is as following.

Stop TC0 timer counting, disable TC0 interrupt function and clear TC0 interrupt request flag.

B0BCLR FTC0ENB ; TC0 timer, TC0OUT and PWM stop.
B0BCLR FTC0IEN ; TC0 interrupt function is disabled.
B0BCLR FTC0IRQ ; TC0 interrupt request flag is cleared.

Set TC0 timer rate. (Besides event counter mode.)

MOV A, #0xxx0000b ;The TC0 rate control bits exist in bit4~bit6 of TC0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV TC0M,A ; TC0 timer is disabled.

Set TC0 timer clock source.

; Select TC0 internal / external clock source.

B0BCLR FTC0CKS ; Select TC0 internal clock source.

or

BOBSET FTCOCKS ; Select TC0 external clock source.

Set TC0 timer auto-load mode.

B0BCLR FALOAD0 ; Enable TC0 auto reload function.

or

or

or

or

B0BSET FALOAD0 ; Disable TC0 auto reload function.

Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty cycle.

; Set TC0 interrupt interval time, TC0OUT (Buzzer) frequency or PWM duty.

MOV A,#7FH ; TC0C and TC0R value is decided by TC0 mode.

B0MOV TC0C,A ; Set TC0C value.

B0MOV TC0R,A ; Set TC0R value under auto reload mode or PWM mode.

; In PWM mode, set PWM cycle.

B0BCLR FALOAD0 ; ALOAD0, TC0OUT = 00, PWM cycle boundary is 0~255.

B0BCLR FTC0OUT

B0BCLR FALOAD0 ; ALOAD0, TC0OUT = 01, PWM cycle boundary is 0~63.

B0BSET FTC0OUT

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 10, PWM cycle boundary is 0~31.

BOBCLR FTCOOUT

B0BSET FALOAD0 ; ALOAD0, TC0OUT = 11, PWM cycle boundary is 0~15.

B0BSET FTC0OUT



Set TC0 timer function mode.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

or BOBSET FTCOOUT ; Enable TCOOUT (Buzzer) function.

or

B0BSET FPWM0OUT ; Enable PWM function.

Enable TC0 timer.

B0BSET FTC0ENB ; Enable TC0 timer.

8.3.7 TC0 TIMER NOTICE

When TC0C value changes from "0xFF" to not "0xFF", TC0IRQ is set "1" whether TC0 is operating or not. If TC0IRQ = 0 and TC0C is changed by program, TC0IRQ might be set as TC0C is from "0xFF" to not "0xFF". The condition makes unexpected TC0 interrupt occurring.

Example: TC0C = 0xFF and TC0IRQ = 0. TC0IRQ will set as "1" when TC0C is cleared by program (TC0C = 0).

MOV A, #0 ; Clear TC0C.

B0MOV TC0C, A ; TC0IRQ changed from "0" to "1".

B0BSET FTC0IEN ; Enable TC0 interrupt function and system jumps to interrupt

; vector (ORG 8) at next cycle.

If TC0C changing in system operating duration is necessary, to disable TC0 interrupt function (TC0IEN = 0) before changing TC0C value. The solution can avoid unexpected TC0 interrupt occurring and example is as following.

> Example: TC0C = 0xFF and TC0IRQ = 0. Clearing TC0C must be after TC0 interrupt disable.

B0BCLR FTC0IEN ; Disable TC0 interrupt function.

MOV A, #0 ; Clear TC0C.

B0MOV TC0C, A ; TC0IRQ changed from "0" to "1".

B0BCLR FTC0IRQ ; Clear TC0IRQ flag.

BOBSET FTC0IEN ; Enable TC0 interrupt function.

...

- Note: Disable TC0 interrupt function first, and load new TC0C value into TC0C buffer. This way can avoid unexpected TC0 interrupt occurring.
- * Note: TC0C and TC0R can't be set as 0xFF when TC0 timer operating in interrupt, buzzer output modes. TC0C and TC0R available range is 0x00~0xFE. The problem doesn't exist in pure PWM mode.




8.4 TIMER/COUNTER 1 (TC1)

8.4.1 OVERVIEW

The TC1 is an 8-bit binary up counting timer. TC1 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT1 from P0.1 pin (Falling edge trigger). Using TC1M register selects TC1C's clock source from internal or external. If TC1 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC1 interrupt to request interrupt service. TC1 overflow time is 0xFF to 0x00 normally. Under PWM mode, TC1 overflow is still 256 counts.

The main purposes of the TC1 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- External event counter: Counts system "events" based on falling edge detection of external clock signals at the INT1 input pin.
- Buzzer output
- PWM output





8.4.2 TC1M MODE REGISTER

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC1OUT	PWM1OUT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

Bit 0 **PWM1OUT:** PWM output control bit.

0 = Disable PWM output.

1 = Enable PWM output. PWM duty controlled by TC1OUT, ALOAD1 bits.

Bit 1 TC1OUT: TC1 time out toggle signal output control bit. Only valid when PWM1OUT = 0.

0 = Disable, P5.3 is I/O function.

1 = Enable, P5.3 is output TC1OUT signal.

Bit 2 ALOAD1: Auto-reload control bit. Only valid when PWM1OUT = 0.

0 = Disable TC1 auto-reload function.

1 = Enable TC1 auto-reload function.

Bit 3 TC1CKS: TC1 clock source select bit.

0 = Internal clock (Fcpu).

1 = External clock from P0.1/INT1 pin.

Bit [6:4] TC1RATE[2:0]: TC1 internal clock select bits.

000 = fcpu/256.

001 = fcpu/128.

...

110 = fcpu/4.

111 = fcpu/2.

Bit 7 TC1ENB: TC1 counter control bit.

0 = Disable TC1 timer.

1 = Enable TC1 timer.

Note: When TC1CKS=1, TC1 became an external event counter and TC1RATE is useless. No more P0.1 interrupt request will be raised. (P0.1IRQ will be always 0).



8.4.3 TC1C COUNTING REGISTER

TC1C is an 8-bit counter register for TC1 interval time control.

0DDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC1C initial value is as following.

TC1C initial value = 256 - (TC1 interrupt interval time * input clock)

Example: To set 10ms interval time for TC1 interrupt. TC1 clock source is Fcpu (TC1KS=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC1RATE=010 (Fcpu/64).

The basic timer table interval time of TC1.

TC1BATE	TC1CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TC1RATE TC1CLOCK		Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	

* Note: TC1C and TC1R can't be set as 0xFF when TC1 timer operating in interrupt, buzzer output modes. TC1C and TC1R available range is 0x00~0xFE. The problem doesn't exist in pure PWM mode.



8.4.4 TC1R AUTO-LOAD REGISTER

TC1 timer is with auto-load function controlled by ALOAD1 bit of TC1M. When TC1C overflow occurring, TC1R value will load to TC1C by system. It is easy to generate an accurate time, and users don't reset TC1C during interrupt service routine.

0DEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC1R initial value is as following.

TC1R initial value = N - (TC1 interrupt interval time * input clock)

N is TC1 overflow boundary number. TC1 timer overflow time has five types (TC1 timer, TC1 event counter, TC1 Fcpu clock source, PWM mode and no PWM mode). These parameters decide TC1 overflow time and valid value as follow table.

TC1CKS	PWM1	ALOAD1	TC10UT	N	TC1R valid value	TC1R value binary type
	0	Χ	Х	256	0x00~0xFF	00000000b~1111111b
	1	0	0	256	0x00~0xFF	00000000b~1111111b
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	•	-	-	256	0x00~0xFF	00000000b~1111111b


Example: To set 10ms interval time for TC1 interrupt. TC1 clock source is Fcpu (TC1KS=0) and no PWM output (PWM1=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC1RATE=010 (Fcpu/64).

Note: TC1R can't be set as 0xFF when TC1 timer operating in interrupt, buzzer output modes. TC1R available range is 0x00~0xFE. The problem doesn't exist in pure PWM mode.



8.4.5 TC1 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC1OUT) is from TC1 timer/counter frequency output function. By setting the TC1 clock frequency, the clock signal is output to P5.3 and the P5.3 general purpose I/O function is auto-disable. The TC1OUT frequency is divided by 2 from TC1 interval time. TC1OUT frequency is 1/2 TC1 frequency. The TC1 clock has many combinations and easily to make difference frequency. The TC1OUT frequency waveform is as following.



Example: Setup TC10UT output from TC1 to TC10UT (P5.3). The external high-speed clock is 4MHz. The TC10UT frequency is 0.5KHz. Because the TC10UT signal is divided by 2, set the TC1 clock to 1KHz. The TC1 clock source is from external oscillator clock. TC1 rate is Fcpu/4. The TC1RATE2~TC1RATE1 = 110. TC1C = TC1R = 131.

MOV B0MOV	A,#01100000B TC1M,A	; Set the TC1 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC1C,A TC1R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC1OUT FALOAD1 FTC1ENB	; Enable TC1 output to P5.3 and disable P5.3 I/O function ; Enable TC1 auto-reload function ; Enable TC1 timer

* Note: Buzzer output is enabled, and "PWM1OUT" must be "0".



8.4.6 TC1 TIMER OPERATION SEQUENCE

TC1 timer operation includes timer interrupt, event counter, TC1OUT and PWM. The sequence of setup TC1 timer is as following.

Stop TC1 timer counting, disable TC1 interrupt function and clear TC1 interrupt request flag.

B0BCLR FTC1ENB ; TC1 timer, TC1OUT and PWM stop.
B0BCLR FTC1IEN ; TC1 interrupt function is disabled.
B0BCLR FTC1IRQ ; TC1 interrupt request flag is cleared.

Set TC1 timer rate. (Besides event counter mode.)

MOV A, #0xxx0000b ;The TC1 rate control bits exist in bit4~bit6 of TC1M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV TC1M,A ; TC1 timer is disabled.

Set TC1 timer clock source.

; Select TC1 internal / external clock source.

B0BCLR FTC1CKS ; Select TC1 internal clock source.

or

B0BSET FTC1CKS ; Select TC1 external clock source.

Set TC1 timer auto-load mode.

B0BCLR FALOAD1 ; Enable TC1 auto reload function.

or

or

or

or

B0BSET FALOAD1 ; Disable TC1 auto reload function.

Set TC1 interrupt interval time, TC1OUT (Buzzer) frequency or PWM duty cycle.

; Set TC1 interrupt interval time, TC1OUT (Buzzer) frequency or PWM duty.

MOV A,#7FH ; TC1C and TC1R value is decided by TC1 mode.

B0MOV TC1C,A ; Set TC1C value.

B0MOV TC1R,A ; Set TC1R value under auto reload mode or PWM mode.

; In PWM mode, set PWM cycle.

B0BCLR FALOAD1 ; ALOAD1, TC1OUT = 00, PWM cycle boundary is 0~255.

B0BCLR FTC1OUT

B0BCLR FALOAD1 ; ALOAD1, TC1OUT = 01, PWM cycle boundary is 0~63.

B0BSET FTC1OUT

B0BSET FALOAD1 ; ALOAD1, TC1OUT = 10, PWM cycle boundary is 0~31.

B0BCLR FTC1OUT

B0BSET FALOAD1 ; ALOAD1, TC1OUT = 11, PWM cycle boundary is 0~15.

B0BSET FTC1OUT



Set TC1 timer function mode.

B0BSET FTC1IEN ; Enable TC1 interrupt function.

or BOBSET FTC1OUT ; Enable TC1OUT (Buzzer) function.

B0BSET FPWM1OUT ; Enable PWM function.

Enable TC1 timer.

or

B0BSET FTC1ENB ; Enable TC1 timer.

8.4.7 TC1 TIMER NOTICE

When TC1C value changes from "0xFF" to not "0xFF", TC1IRQ is set "1" whether TC1 is operating or not. If TC1IRQ = 0 and TC1C is changed by program, TC1IRQ might be set as TC1C is from "0xFF" to not "0xFF". The condition makes unexpected TC1 interrupt occurring.

Example: TC1C = 0xFF and TC1IRQ = 0. TC1IRQ will set as "1" when TC1C is cleared by program (TC1C = 0).

MOV A, #0 ; Clear TC1C.

B0MOV TC1C, A ; TC1IRQ changed from "0" to "1".

B0BSET FTC1IEN ; Enable TC1 interrupt function and system jumps to interrupt

; vector (ORG 8) at next cycle.

If TC1C changing in system operating duration is necessary, to disable TC1 interrupt function (TC1IEN = 0) before changing TC1C value. The solution can avoid unexpected TC1 interrupt occurring and example is as following.

> Example: TC1C = 0xFF and TC1IRQ = 0. Clearing TC1C must be after TC1 interrupt disable.

B0BCLR FTC1IEN ; Disable TC1 interrupt function.

MOV A, #0 ; Clear TC1C.

B0MOV TC1C, A ; TC1IRQ changed from "0" to "1".

B0BCLR FTC1IRQ ; Clear TC1IRQ flag.

BOBSET FTC1IEN ; Enable TC1 interrupt function.

...

Note: Disable TC1 interrupt function first, and load new TC1C value into TC1C buffer. This way can avoid unexpected TC1 interrupt occurring.

Note: TC1C and TC1R can't be set as 0xFF when TC1 timer operating in interrupt, buzzer output modes.

TC1C and TC1R available range is 0x00∼0xFE. The problem doesn't exist in pure PWM mode.



8.5 PWM0 MODE


8.5.1 OVERVIEW

PWM function is generated by TC0 timer counter and output the PWM signal to PWM0OUT pin (P5.4). The 8-bit counter counts modulus 256, 64, 32, 16 controlled by ALOAD0, TC0OUT bits. The value of the 8-bit counter (TC0C) is compared to the contents of the reference register (TC0R). When the reference register value (TC0R) is equal to the counter value (TC0C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM0 output is TC0R/256, 64, 32, 16.

Note: TC0C and TC0R can be 0xFF in pure PWM output. If PWM function is operating with TC0 interrupt, TC0C and TC0R can't be set as 0xFF and the available range is 0x00~0xFE.

ALOAD0	TC0OUT	PWM duty range	TC0C valid value	TC0R valid bits value	MAX. PWM Frequency (Fcpu = 4MHz)	Remark
0	0	0/256~255/256	0x00~0xFF	0x00~0xFF	7.8125K	Overflow per 256 count
0	1	0/64~63/64	0x00~0x3F	0x00~0x3F	31.25K	Overflow per 64 count
1	0	0/32~31/32	0x00~0x1F	0x00~0x1F	62.5K	Overflow per 32 count
1	1	0/16~15/16	0x00~0x0F	0x00~0x0F	125K	Overflow per 16 count


The Output duty of PWM is with different TC0R. Duty range is from 0/256~255/256.





8.5.2 TC0IRQ AND PWM DUTY

In PWM mode, the frequency of TC0IRQ is depended on PWM duty range. From following diagram, the TC0IRQ frequency is related with PWM duty.





8.5.3 PWM PROGRAM EXAMPLE

Example: Setup PWM0 output from TC0 to PWM0OUT (P5.4). The external high-speed oscillator clock is 4MHz. Fcpu = Fosc/4. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. TC0 rate is Fcpu/4. The TC0RATE2~TC0RATE1 = 110. TC0C = TC0R = 30.

MOV A,#01100000B B0MOV TC0M,A ; Set the TC0 rate to Fcpu/4 MOV A,#30 ; Set the PWM duty to 30/256

B0MOV TC0C,A B0MOV TC0R,A

B0BCLR FTC0OUT ; Set duty range as 0/256~255/256.

B0BCLR FALOAD0
B0BSET FPWM0OUT ; Enable PWM0 output to P5.4 and disable P5.4 I/O function

B0BSET FTC0ENB ; Enable TC0 timer

* Note: The TCOR is write-only register. Don't process them using INCMS, DECMS instructions.

Example: Modify TC0R registers' value.

MOV A, #30H ; Input a number using B0MOV instruction. B0MOV TC0R, A

INCMS BUF0 ; Get the new TC0R value from the BUF0 buffer defined by

NOP ; programming.


B0MOV A, BUF0 B0MOV TC0R, A

Note: The PWM can work with interrupt request.



8.5.4 PWM0 DUTY CHANGING NOTICE

In PWM mode, the system will compare TC0C and TC0R all the time. When TC0C<TC0R, the PWM will output logic "High", when TC0C≥TC0R, the PWM will output logic "Low". If TC0C is changed in certain period, the PWM duty will change immediately. If TC0R is fixed all the time, the PWM waveform is also the same.




Above diagram is shown the waveform with fixed TC0R. In every TC0C overflow PWM output "High, when TC0C ≥ TC0R PWM output "Low".

- Note: Setting PWM duty in program processing must be at the new cycle start.
- * Note: TC0C and TC0R can be 0xFF in pure PWM output. If PWM function is operating with TC0 interrupt, TC0C and TC0R can't be set as 0xFF and the available range is 0x00~0xFE.





If TCOR is changing in the program processing, the PWM waveform will became as following diagram.



In period 2 and period 4, new Duty (TC0R) is set, but the PWM output waveform of period 2 and period 4 are wrong. In period 2, the new TC0R value is greater than old TC0R value. If setting new TC0R is after PWM output "low", system is getting TC0C < TC0R result and making PWM output "high". There are two high level periods in the cycle, and the waveform is unexpected. Until next cycle, PWM outputs correct duty. In period 4, the new TC0R value is smaller than the old TC0R value. If setting new TC0R is before PWM output "low", system is getting TC0C ≥ TC0R result and making PWM output "low". In the cycle, the high duty is shorter than last cycle and longer than correct cycle. It is an unexpected PWM output.

Though the wrong waveforms only exist in one cycle, it is still a problem for precise PWM application and might make outside loading operations error. The solution is to load new TC0R after TC0 timer overflow. Using TC0IRQ status to determine TC0 timer is overflow or not. When TC0IRQ becomes "1", to set the new TC0R value into TC0R buffer, and the unexpected PWM output is resolved.

Example: Using TC0 interrupt function to set new TC0R value for changing PWM duty.

MAIN:			
	B0MOV 	TC0RBUF, A	; Load new PWM duty setting value into TC0RBUF.
INT_SER:			; Push routine to save ACC and PFLAG to buffers.
	BOBTS1 JMP BOMOV BOMOV	FTC0IRQ INT_SER90 A, TC0RBUF TC0R, A	; When TC0 Interrupt occurs, update TC0R.
INT_SER90:	 RETI		; Pop routine to load ACC and PFLAG from buffers.



8.6 PWM1 MODE


8.6.1 OVERVIEW

PWM function is generated by TC1 timer counter and output the PWM signal to PWM1OUT pin (P5.3). The 8-bit counter counts modulus 256, 64, 32, 16 controlled by ALOAD1, TC1OUT bits. The value of the 8-bit counter (TC1C) is compared to the contents of the reference register (TC1R). When the reference register value (TC1R) is equal to the counter value (TC1C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM1 output is TC1R/256, 64, 32, 16.

Note: TC1C and TC1R can be 0xFF in pure PWM output. If PWM function is operating with TC1 interrupt, TC1C and TC1R can't be set as 0xFF and the available range is 0x00~0xFE.

ALOAD1	TC1OUT	PWM duty range	TC1C valid value	TC1R valid bits value	MAX. PWM Frequency (Fcpu = 4MHz)	Remark
0	0	0/256~255/256	0x00~0xFF	0x00~0xFF	7.8125K	Overflow per 256 count
0	1	0/64~63/64	0x00~0x3F	0x00~0x3F	31.25K	Overflow per 64 count
1	0	0/32~31/32	0x00~0x1F	0x00~0x1F	62.5K	Overflow per 32 count
1	1	0/16~15/16	0x00~0x0F	0x00~0x0F	125K	Overflow per 16 count


The Output duty of PWM is with different TC1R. Duty range is from 0/256~255/256.





8.6.2 TC1IRQ AND PWM DUTY

In PWM mode, the frequency of TC1IRQ is depended on PWM duty range. From following diagram, the TC1IRQ frequency is related with PWM duty.





8.6.3 PWM PROGRAM EXAMPLE

Example: Setup PWM1 output from TC1 to PWM1OUT (P5.3). The external high-speed oscillator clock is 4MHz. Fcpu = Fosc/4. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. TC1 rate is Fcpu/4. The TC1RATE2~TC1RATE1 = 110. TC1C = TC1R = 30.

MOV A,#01100000B B0MOV TC1M,A ; Set the TC1 rate to Fcpu/4 MOV A,#30 ; Set the PWM duty to 30/256

B0MOV TC1C,A B0MOV TC1R,A

B0BCLR FTC1OUT ; Set duty range as 0/256~255/256.

B0BCLR FALOAD1
B0BSET FPWM1OUT ; Enable PWM1 output to P5.3 and disable P5.3 I/O function

B0BSET FTC1ENB ; Enable TC1 timer

Note: The TC1R is write-only register. Don't process them using INCMS, DECMS instructions.

Example: Modify TC1R registers' value.

MOV A, #30H ; Input a number using B0MOV instruction. B0MOV TC1R, A

INCMS BUF0 ; Get the new TC1R value from the BUF0 buffer defined by

NOP ; programming.


B0MOV A, BUF0 B0MOV TC1R, A

Note: The PWM can work with interrupt request.



8.6.4 PWM1 DUTY CHANGING NOTICE

In PWM mode, the system will compare TC1C and TC1R all the time. When TC1C<TC1R, the PWM will output logic "High", when TC1C≥TC1R, the PWM will output logic "Low". If TC1C is changed in certain period, the PWM duty will change immediately. If TC1R is fixed all the time, the PWM waveform is also the same.




Above diagram is shown the waveform with fixed TC1R. In every TC1C overflow PWM output "High, when TC1C≥ TC1R PWM output "Low".

- Note: Setting PWM duty in program processing must be at the new cycle start.
- * Note: TC1C and TC1R can be 0xFF in pure PWM output. If PWM function is operating with TC1 interrupt, TC1C and TC1R can't be set as 0xFF and the available range is 0x00~0xFE.



If TC1R is changing in the program processing, the PWM waveform will became as following diagram.



In period 2 and period 4, new Duty (TC1R) is set, but the PWM output waveform of period 2 and period 4 are wrong. In period 2, the new TC1R value is greater than old TC1R value. If setting new TC1R is after PWM output "low", system is getting TC1C < TC1R result and making PWM output "high". There are two high level periods in the cycle, and the waveform is unexpected. Until next cycle, PWM outputs correct duty. In period 4, the new TC1R value is smaller than the old TC1R value. If setting new TC1R is before PWM output "low", system is getting TC1C≧TC1R result and making PWM output "low". In the cycle, the high duty is shorter than last cycle and longer than correct cycle. It is an unexpected PWM output.

Though the wrong waveforms only exist in one cycle, it is still a problem for precise PWM application and might make outside loading operations error. The solution is to load new TC1R after TC1 timer overflow. Using TC1IRQ status to determine TC1 timer is overflow or not. When TC1IRQ becomes "1", to set the new TC1R value into TC1R buffer, and the unexpected PWM output is resolved.

Example: Using TC1 interrupt function to set new TC1R value for changing PWM duty.

	B0MOV 	TC1RBUF, A	; Load new PWM duty setting value into TC1RBUF.
INT SER:			
_			; Push routine to save ACC and PFLAG to buffers.
	BOBTS1 JMP BOMOV BOMOV	FTC1IRQ INT_SER90 A, TC1RBUF TC1R, A	; When TC1 Interrupt occurs, update TC1R.
INT_SER90:	 RETI		; Pop routine to load ACC and PFLAG from buffers.

MAIN:



9


SERIAL INPUT/OUTPUT TRANSCEIVER (SIO)

9.1 OVERVIEW

The SIO (serial input/output) transceiver allows high-speed synchronous data transfer between the SN8A2617 series MCU and peripheral devices or between several SN8A2617 devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, etc. The SN8A2617 SIO features include the following:


- Full-duplex, 3-wire synchronous data transfer
- TX/RX or RX Only mode
- Master (SCK is clock output) or Slave (SCK is clock input) operation
- LSB first data transfer
- SO (P5.2) is programmable open-drain output pin for multiple salve devices application
- Two programmable bit rates (Only in master mode)
- End-of-Transfer interrupt

The SIOM register can control SIO operating function, such as: transmit/receive, clock rate, transfer edge and starting this circuit. This SIO circuit will transmit or receive 8-bit data automatically by setting SENB and START bits in SIOM register. The SIOB is an 8-bit buffer, which is designed to store transfer data. SIOC and SIOR are designed to generate SIO's clock source with auto-reload function. The 3-bit I/O counter can monitor the operation of SIO and announce an interrupt request after transmitting/receiving 8-bit data. After transferring 8-bit data, this circuit will be disabled automatically and re-transfer data by programming SIOM register.






The system is single-buffered in the transmit direction and double-buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SIOB Data Register before the entire shift cycle is completed. When receiving data, however, a received byte must be read from the SIOB Data Register before the next byte has been completely shifted in. Otherwise, the first byte is lost. Following figure shows a typical SIO transfer between two S8P2700A micro-controllers. Master MCU sends SCK for initial the data transfer. Both mater and slave MCU must work in the same clock edge direction, and then both controllers would send and receive data at the same time.



SIO Data Transfer Diagram

The SIO data transfer timing as following figure:



SIO Data Transfer Timing

Note: In any mode, SIO always transmit data in first SCK edge and receive data in second SCK edge.



9.2 SIOM MODE REGISTER

SIOM initial value = 0000 x000

0B4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOM	SENB	START	ART SRATE1 SF		-	SCKMD	SEDGE	TXRX
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit 7 **SENB:** SIO function control bit.

 $0 = \text{disable (P5.0} \sim \text{P5.2 is general purpose port)}.$

 $1 = \text{enable } (P5.0 \sim P5.2 \text{ is SIO pins}).$

Bit 6 **START:** SIO progress control bit.

0 = End of transfer.

1 = progressing.

Bit [5:4] SRATE1,0: SIO's transfer rate select bit. These 2-bits are workless when SCKMD=1.

00 = fcpu.

01 = fcpu/32

10 = fcpu/16

11 = fcpu/8.

Bit 2 SCKMD: SIO's clock mode select bit.

0 = Internal.

1 = External.

Bit 1 **SEDGE:** SIO's transfer clock edge select bit.

0 = Falling edge.

1 = Rising edge.

Bit 0 **TXRX:** SIO's transfer direction select bit.

0 = Receiver only.

1 = Transmitter/receiver full duplex.

Note: 1. If SCKMD=1 for external clock, the SIO is in SLAVE mode. If SCKMD=0 for internal clock, the SIO is in MASTER mode.

2. Don't set SENB and START bits in the same time. That makes the SIO function error.

Because SIO function is shared with Port5 for P5.0 as SCK, P5.1 as SI and P5.2 as SO.

The following table shown the Port5[2:0] I/O mode behavior and setting when SIO function enable and disable.

SENB=1 (SIO I	Function Enable)									
	(SCKMD=1)	P5.0 will change to Input mode automatically, no matter what P5M								
P5.0/SCK	SIO source = External clock	setting								
1 3.0/3010	(SCKMD=0)	P5.0 will change to Output mode automatically, no matter what								
	SIO source = Internal clock	P5M setting								
P5.1/SI	5.1 must be set as Input mode in P5M ,or the SIO function will be abnormal									
	(TXRX=1)	P5.2 will change to Output mode automatically, no matter what								
P5.2/SO	SIO = Transmitter/Receiver	P5M setting								
F5.2/3U	(TXRX=0)	P5.2 will change to Input mode automatically, no matter what P5M								
	SIO = Receiver only	setting								
SENB=0 (SIO I	Function Disable)									
P5.0/P5.1/P5.2	Port5[2:0] I/O mode are fully con-	trolled by P5M when SIO function Disable								



9.3 SIOB DATA BUFFER

SIOB initial value = 0000 0000

0B6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOB	SIOB7	37 SIOB6 SIO		SIOB4 SIOB3		SIOB2 SIOB1		SIOB0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

SIOB is the SIO data buffer register. It stores serial I/O transmit and receive data.

9.4 SIOR REGISTER DESCRIPTION

SIOR initial value = 0000 0000

0B5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOR	SIOR7			SIOR4	SIOR3 SIOR2		SIOR1	SIOR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The SIOR is designed for the SIO counter to reload the counted value when end of counting. It is like a post-scaler of SIO clock source and let SIO has more flexible to setting SCK range. Users can set the SIOR value to setup SIO transfer time. To setup SIOR value equation to desire transfer time is as following.

Example: Setup the SIO clock to be 5KHz. Fosc = 3.58MHz. SIO's rate = Fcpu = Fosc/4.



Example: Master, duplex transfer and transmit data on rising edge

A,TXDATA ; Load transmitted data into SIOB register. MOV

; Setup SIOM and enable SIO function.

B0MOV SIOB,A

MOV A,#0FFH **B0MOV**

; Set SIO clock SIOR,A

A,#10000001B MOV **B0MOV** SIOM,A

B0BSET FSTART ; Start transfer and receiving SIO data.

CHK END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

CHK END JMP

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA, A

Example: Master, duplex transfer and transmit data on falling edge

MOV A,TXDATA ; Load transmitted data into SIOB register.

B0MOV SIOB.A MOV A,#0FFH

; Set SIO clock. **B0MOV** SIOR,A

MOV A,#10000011B ; Setup SIOM and enable SIO function.

B0MOV SIOM,A

B0BSET FSTART ; Start transfer and receiving SIO data. CHK END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

JMP CHK END **B0MOV** A.SIOB

: Save SIOB data into RXDATA buffer. MOV RXDATA,A

Example: Master, receive only and transmit data on rising edge

MOV A,#0FFH ; Set SIO clock with auto-reload function.

B0MOV SIOR,A

A,#10000000B ; Setup SIOM and enable SIO function. MOV

B0MOV SIOM,A

B0BSET FSTART ; Start receiving SIO data.

CHK_END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

JMP CHK_END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

Example: Master, receive only and transmit data on falling edge

MOV A,#0FFH ; Set SIO clock.

B0MOV SIOR,A MOV A.#10000010B ; Setup SIOM and enable SIO function.

B0MOV SIOM,A

B0BSET FSTART ; Start receiving SIO data.

CHK END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

JMP CHK END

: Save SIOB data into RXDATA buffer. **B0MOV** A,SIOB

MOV RXDATA, A



Example: Slave, duplex transfer and transmit data on rising edge

MOV A,TXDATA ; Load transfer data into SIOB register.

B0MOV SIOB,A MOV A,# 10000101B ; Setup SIOM and enable SIO function.

BOMOV SIOM.A

B0BSET FSTART ; Start transfer and receiving SIO data. CHK_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

Example: Slave, duplex transfer and transmit data on falling edge

MOV A,TXDATA ; Load transfer data into SIOB register.

B0MOV SIOB,A

MOV A,# 10000111B ; Setup SIOM and enable SIO function.

B0MOV SIOM,A
B0BSET FSTART : Start transfer and receiving SIO data.

B0BSET FSTART ; Start transfer and receiving SIO data. CHK END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK_END
B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

Example: Slave, receive only and transmit data on rising edge

MOV A,# 10000100B ; Setup SIOM and enable SIO function.

BOMOV SIOM,A

BOBSET FSTART ; Start receiving SIO data.

CHK_END: ; Wait the end of SIO operation.

JMP CHK_END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer. MOV RXDATA,A

Example: Slave, receive only and transmit data on falling edge

MOV A,# 10000110B ; Setup SIOM and enable SIO function.

BOMOV SIOM.A

B0BSET FSTART ; Start receiving SIO data.

CHK_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK END

BOMOV A,SIOB ; Save SIOB data into RXDATA buffer.


MOV RXDATA, A



108 CHANNEL ANALOG TO DIGITAL CONVERTER

10.1 OVERVIEW

This analog to digital converter has 8-input sources with up to 4096-step resolution to transfer analog signal into 12-bits digital data. The sequence of ADC operation is to select input source (AIN0 ~ AIN7) at first, then set GCHS and ADS bit to "1" to start conversion. When the conversion is complete, the ADC circuit will set EOC bit to "1" and final value output in ADB register. This ADC circuit can select between 8-bit and 12-bit resolution operation by programming ADLEN bit in ADR register.



- Note: For 8-bit resolution the conversion time is 12 steps.
 - ♦ For 12-bit resolution the conversion time is 16 steps
- * Note: The analog input level must be between the AVREFH and AVREFL.
- * Note: The AVREFL connects to VSS internally in SN8P2754, SN8P2755 and SN8P2756.
- Note: The AVREFH level must be between the AVDD and AVREFL + 2.0V.
- * Note: The AVREFL level must be between the VSS and AVREFH 2.0V.
- Note: ADC programming notice:
 - 1. Set ADC input pin I/O direction as input mode
 - 2. Disable pull-up resistor of ADC input pin
 - 3. Disable ADC before enter power down (sleep) mode to save power consumption.
 - 4. Set related bit of P4CON register to avoid extra power consumption in power down mode.
 - 5. Delay 100uS after enable ADC (set ADENB = "1") to wait ADC circuit ready for conversion.
 - 6. Disable ADC (set ADENB = "0") before enter sleep mode to save power consumption.



10.2 ADM REGISTER

0B1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADM	ADENB	ADS	EOC	GCHS	-	CHS2	CHS1	CHS0
Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset	0	0	0	0	-	0	0	0

Bit 7 **ADENB:** ADC control bit.

0 = Disable.1 = Enable.

Bit 6 ADS: ADC start bit.

0 = Stop. 1 = Starting.

Bit 5 **EOC:** ADC status bit.

0 = Progressing.

1 = End of converting and reset ADS bit.

Bit 4 GCHS: Global channel select bit.

0 = Disable AIN channel.1 = Enable AIN channel.

Bit[2:0] CHS[2:0]: ADC input channels select bit.

000 = AIN0, 001 = AIN1, 010 = AIN2, 011 = AIN3 100 = AIN4, 101 = AIN5, 110 = AIN6, 111 = AIN7

* Note: If ADENB = 1, users should set P4.n/AINn as input mode without pull-up. System doesn't set automatically. If P4CON.n is set, the P4.n/AINn's digital I/O function including pull-up is isolated.



10.3 ADR REGISTERS

0B3H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR	ADCKS2	ADCKS1	ADLEN	ADCKS0	ADB3	ADB2	ADB1	ADB0
Read/Write	R/W	R/W	R/W	R/W	R	R	R	R
After reset	0	0	0	0	-	-	-	-

Bit 7,6,4 ADCKS [2:0]: ADC's clock source select bit.

ADCKS2	ADCKS1	ADCKS0	ADC Clock Source
0	0	0	Fcpu/16
0	0	1	Fcpu/8
0	1	0	Fcpu/1
0	1	1	Fcpu/2
1	0	0	Fcpu/64
1	0	1	Fcpu/32
1	1	0	Fcpu/4
1	1	1	Reserved

Bit 5 ADLEN: ADC's resolution select bits.

0 = 8-bit 1 = 12-bit.

Bit [3:0] ADB [3:0]: ADC data buffer.

ADB11~ADB4 bits for 8-bit ADC ADB11~ADB0 bits for 12-bit ADC

Note: ADC buffer ADR [3:0] initial value after reset is unknown.



10.4 ADB REGISTERS

0B2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADB	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4
Read/Write	R	R	R	R	R	R	R	R
After reset	-	-	-	=	-	=	=	-

Bit[7:0] ADB[7:0]: ADC high-byte data buffer of 12-bit ADC resolution.

ADB is ADC data buffer to store AD converter result. The ADB is only 8-bit register including bit 4~bit11 ADC data. To combine ADB register and the low-nibble of ADR will get full 12-bit ADC data buffer. The ADC buffer is a read-only register. In 8-bit ADC mode, the ADC data is stored in ADB register. In 12-bit ADC mode, the ADC data is stored in ADB and ADR registers.

The AIN's input voltage v.s. ADB's output data

AIN n	ADB1 1	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
0/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	0
1/4096*VREFH	0	0	0	0	0	0	0	0	0	0	0	1
4094/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	0
4095/4096*VREFH	1	1	1	1	1	1	1	1	1	1	1	1

For different applications, users maybe need more than 8-bit resolution but less than 12-bit ADC converter. To process the ADB and ADR data can make the job well. First, the AD resolution must be set 12-bit mode and then to execute ADC converter routine. Then delete the LSB of ADC data and get the new resolution result. The table is as following.

ADC		ADB							ADR			
Resolution	ADB11	ADB10	ADB9	ADB8	ADB7	ADB6	ADB5	ADB4	ADB3	ADB2	ADB1	ADB0
8-bit	0	0	0	0	0	0	0	0	Х	Х	Х	Х
9-bit	0	0	0	0	0	0	0	0	0	Х	Х	Х
10-bit	0	0	0	0	0	0	0	0	0	0	Х	Х
11-bit	0	0	0	0	0	0	0	0	0	0	0	Х
12-bit	0	0	0	0	0	0	0	0	0	0	0	0
O = Selected, x	= Delete											

Note: ADC buffer ADB initial value after reset is unknown.



10.5 P4CON REGISTERS

The Port 4 is shared with ADC input function. Only one pin of port 4 can be configured as ADC input in the same time by ADM register. The other pins of port 4 are digital I/O pins. Connect an analog signal to COMS digital input pin, especially the analog signal level is about 1/2 VDD will cause extra current leakage. In the power down mode, the above leakage current will be a big problem. Unfortunately, if users connect more than one analog input signal to port 4 will encounter above current leakage situation. P4CON is Port4 Configuration register. Write "1" into P4CON [7:0] will configure related port 4 pin as pure analog input pin to avoid current leakage.

0AEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4CON	P4CON7	P4CON6	P4CON5	P4CON4	P4CON3	P4CON2	P4CON1	P4CON0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[4:0] **P4CON[7:0]:** P4.n configuration control bits.

- 0 = P4.n can be an analog input (ADC input) or digital I/O pins.
- 1 = P4.n is pure analog input, can't be a digital I/O pin.

* Note: When Port 4.n is general I/O port not ADC channel, P4CON.n must set to "0" or the Port 4.n digital I/O signal would be isolated.

10.6 ADC CONVERTING TIME

12-bit ADC conversion time = 1/(ADC clock /4)*16 sec

8-bit ADC conversion time = 1/(ADC clock /4)*12 sec

Fcpu = 4MHz (High clock, Fosc is 16MHz and Fcpu = Fosc/4)

45151	450100	1001001	4001/00	1000	
ADLEN	ADCKS2	ADCKS1	ADCKS0	ADC Clock	ADC conversion time
	0	0	0	Fcpu/16	1/(4MHz/16/4)*12 = 192 us
0 (8-bit)	0	0	1	Fcpu/8	1/(4MHz/8/4)*12 = 96 us
0 (0-511)	0	1	0	Fcpu	1/(4MHz/4)*12 = 12 us
	0	1	1	Fcpu/2	1/(4MHz/2/4)*12 = 24 us
	1	0	0	Fcpu/64	1/(4MHz/64/4)*12 = 768 us
0 (8-bit)	1	0	1	Fcpu/32	1/(4MHz/32/4)*12 = 384 us
0 (8-011)	1	1	0	Fcpu/4	1/(4MHz/4/4)*12 = 48 us
	1	1	1	Reserved	Reserved
	0	0	0	Fcpu/16	1/(4MHz/16/4)*16 = 256 us
1 (12-bit)	0	0	1	Fcpu/8	1/(4MHz/8/4)*16 = 128 us
1 (12-011)	0	1	0	Fcpu	1/(4MHz/4)*16 = 16 us
	0	1	1	Fcpu/2	1/(4MHz/2/4)*16 = 32 us
	1	0	0	Fcpu/64	1/(4MHz/64/4)*16 = 1024 us
1 (12-bit)	1	0	1	Fcpu/32	1/(4MHz/32/4)*16 = 512 us
1 (12-011)	1	1	0	Fcpu/4	1/(4MHz/4/4)*16 = 64 us
	1	1	1	Reserved	Reserved



10.7 ADC ROUTINE EXAMPLE

FCPUM1

FCPUM0

B0BCLR

B0BSET


Example : Configure AIN0 as 12-bit ADC input and start ADC conversion then enter power down mode.

ADC0:			
	B0BSET	FADENB	; Enable ADC circuit
	CALL	Delay100uS	; Delay 100uS to wait ADC circuit ready for conversion
	MOV	A, #0FEh	
	B0MOV	P4UR, A	; Disable P4.0 pull-up resistor
	B0BCLR	FP40M	; Set P4.0 as input pin
	MOV	A, #01h	
	BOMOV	P4CON, A	; Set P4.0 as pure analog input
	MOV	A, #60H	T
	B0MOV	ADR, A	; To set 12-bit ADC and ADC clock = Fosc.
	MOV	A,#90H	To south ADO and not AINO innet
	B0MOV	ADM,A	; To enable ADC and set AIN0 input
MADCO.	B0BSET	FADS	; To start conversion
WADC0:	B0BTS1	FEOC	; To skip, if end of converting =1
	JMP	WADC0	; else, jump to WADC0
	B0MOV	A,ADB	; To get AIN0 input data bit11 ~ bit4
	B0MOV	Adc Buf Hi, A	, To get Aire input data bit T bit 4
	BOMOV	A,ADR	; To get AIN0 input data bit3 ~ bit0
	AND	A, 0Fh	, to got this input data bits - bits
	BOMOV	Adc Buf Low, A	
Power Down		,	
_	B0BCLR	FADENB	; Disable ADC circuit


; Enter sleep mode



10.8 ADC CIRCUIT



ADC reference high voltage is from VDD pin. The VERFH should be from MCU's VDD pin. Don't connect from main power.



ADC reference high voltage is from external voltage. The capacitor (47uF) between VREFH and VSS is necessary to stable VERFH voltage.




11 DIGITAL TO ANALOG CONVERTER

11.1 OVERVIEW

The D/A converter uses 7-bit structure to synthesize 128 steps' analog signal with current source output. After DAENB bit is set to "1", DAC circuit will turn to be enabled and the DAM register, from bit0 to bit6, will send digital signal to ladder resistors in order to generate analog signal on DAO pin.



In order to get a proper linear output, a Loading Resistor R_L is usually added between DAO and Ground. The example shows the result of Vdd = 5V, R_L =150ohm and Vdd = 3V, R_L =150ohm.



Note:

- * 1:The D/A converter is not designed for a precise DC voltage output and is suitable for a simple audio application e.g. Tone or Melody generation.
- * 2:For best linearity performance, the max. Loading Resistance R_L is 150 ohm @5V, 100 ohm @3V



11.2 DAM REGISTER

DAM initial value = 0000 0000

0B0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DAM	DAENB	DAB6	DAB5	DAB4	DAB3	DAB2	DAB1	DAB0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit 7 **DAENB:** Digital to Analog converter control bit.

0 = disable1 = enable

Bit [6:0] DAB [6:0]: Digital input data.

11.3 D/A CONVERTER OPERATION

When the DAENB = 0, the DAO pin is output floating status. After setting DAENB to "1", the DAO output value is controlled by DAB bits.

> Example: Output 1/2 VDD from DAO pin.

MOV A, #001111111B

BOMOV DAM, A ; Set DAB to a half of the full scale.

BOBSET FDAENB ; Enable D/A function.

The DAB's data v.s. DAO's output voltage as following:

DAB6	DAB5	DAB4	DAB3	DAB2	DAB1	DAB0	DAO
0	0	0	0	0	0	0	VSS
0	0	0	0	0	0	1	ldac
0	0	0	0	0	1	0	2 * Idac
0	0	0	0	0	1	1	3 * Idac
	-				-		
					-		
					-		
1	1	1	1	1	1	0	126 * Idac
1	1	1	1	1	1	1	127 * Idac

Note: $I_{FSO}/(2^7-1)$ (I_{FSO} : Full-scale Output Current).



12INSTRUCTION TABLE

Field	Mnemonic		Description	С	DC	Ζ	Cycle
	MOV	A,M	A ← M	-	-	V	1
М	MOV	M,A	$M \leftarrow A$	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M \text{ (bank 0)}$	-	-	\checkmark	1
V	B0MOV	M,A	M (bank 0) ← A	-	-	-	1
Е	MOV	A,I	$A \leftarrow I$	-	-	-	1
	B0MOV	M,I	M ← I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	1
	XCH	A,M	$A \leftarrow \rightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \leftarrow \rightarrow M \text{ (bank 0)}$	-	-	-	1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	$A \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√		√	1
Α	ADC	M,A	$M \leftarrow A + M + C$, if occur carry, then C=1, else C=0	√	√,	√.	1+N
R	ADD	A,M	$A \leftarrow A + M$, if occur carry, then C=1, else C=0	√	√,	√,	1
1 <u>1</u>	ADD	M,A	$M \leftarrow A + M$, if occur carry, then C=1, else C=0	√,	√,	√	1+N
T	B0ADD	M,A	M (bank 0) \leftarrow M (bank 0) + A, if occur carry, then C=1, else C=0	√	√,	√,	1+N
Н	ADD	A,I	$A \leftarrow A + I$, if occur carry, then C=1, else C=0	√ /	√	1	1
M	SBC	A,M	A ← A - M - /C, if occur borrow, then C=0, else C=1	√ /	√	√	1
E	SBC	M,A	M ← A - M - /C, if occur borrow, then C=0, else C=1	√	√	√	1+N
T	SUB SUB	A,M	A ← A - M, if occur borrow, then C=0, else C=1	√ /	√ /	√ /	1 1+N
C	SUB	M,A	M ← A - M, if occur borrow, then C=0, else C=1	√	√ 	√ ./	
C	DAA	A,I	A ← A - I, if occur borrow, then C=0, else C=1 To adjust ACC's data format from HEX to DEC.	√ √	√ -	√	1
			R, A \leftarrow A * M, The LB of product stored in Acc and HB stored in R register. ZF affected by	V	-		
	MUL	A,M	Acc.	-	-	\checkmark	2
	AND	A,M	A ← A and M	-	-	V	1
L	AND	M,A	$M \leftarrow A$ and M	-	-		1+N
0	AND	A,I	$A \leftarrow A$ and I	-	-	\checkmark	1
G	OR	A,M	$A \leftarrow A \text{ or } M$	-	-		1
1	OR	M,A	$M \leftarrow A \text{ or } M$	-	-		1+N
С	OR	A,I	$A \leftarrow A \text{ or } I$	-	-	\checkmark	1
	XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-		1
	XOR	M,A	$M \leftarrow A \text{ xor } M$	-	-		1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-	$\sqrt{}$	1
	SWAP	М	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	-	1
Р	SWAPM	М	$M(b3~b0, b7~b4) \leftarrow M(b7~b4, b3~b0)$	-	-	-	1+N
R	RRC	М	A ← RRC M		-	-	1
0	RRCM	М	$M \leftarrow RRC M$		-	-	1+N
С	RLC	М	A ← RLC M	√	-	-	1
Е	RLCM	М	$M \leftarrow RLC M$	√	-	-	1+N
S	CLR	М	M ← 0	-	-	-	1
S	BCLR	M.b	M.b ← 0	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	M(bank 0).b ← 0	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	-	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$, If $A = I$, then skip next instruction	√,	-	√,	1 + S
В	CMPRS	A,M	$ZF,C \leftarrow A - M$, If $A = M$, then skip next instruction	√	-		1 + S
R	INCS	М	$A \leftarrow M + 1$, If $A = 0$, then skip next instruction	-	-	-	1+ S
A	INCMS	M	$M \leftarrow M + 1$, If $M = 0$, then skip next instruction	-	-	-	1+N+S
N	DECS	M	A ← M - 1, If A = 0, then skip next instruction	-	-	-	1+ S
С	DECMS	M	M ← M - 1, If M = 0, then skip next instruction	-	-	-	1+N+S
Н	BTS0 BTS1	M.b M.b	If M.b = 0, then skip next instruction If M.b = 1, then skip next instruction	-	-	-	1 + S 1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	H	-	-	1+5
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	+-	<u> </u>	_	1+S
	JMP	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
	CALL	d	Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
М	RET		PC ← Stack	 -	-	-	2
I	RETI		PC ← Stack, and to enable global interrupt	 -	-	-	2
S	PUSH		To push ACC and working registers (080H~087H) into buffers	-	_	-	1
C	POP		To pop ACC and working registers (080H~087H) from buffers	V	V	V	1
. •	_ - ·		1 - E-E	. '		•	·



NOP No operation - - 1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".

13 ELECTRICAL CHARACTERISTIC

13.1 ABSOLUTE MAXIMUM RATING

13.2 STANDARD ELECTRICAL CHARACTERISTIC

(All of voltages referenced to Vss, Vdd = 5.0V, fosc = 4 MHz,fcpu=1MHZ, ambient temperature is 25℃ unless otherwise note.)

PARAMETER	SYM.	DESC	RIPTION	MIN.	TYP.	MAX.	UNIT
. 711011112111		1				11111111	0
Operating voltage	Vdd	Normal mode, Vpp = Vdd		2.4	5.0	5.5	V
RAM Data Retention voltage	Vdr		1.5	-	-	V	
Vdd rise rate	Vpor	Vdd rise rate to ensure into	ernal power-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL1	All input ports	•	Vss	-	0.3Vdd	V
input Low voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
Input High Voltage	ViH1	All input ports		0.7Vdd	-	Vdd	V
input nigri voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V		100	200	300	ΚΩ
i/O port pull-up resistor	пир	Vin = Vss , Vdd = 5V		50	100	150	ΚΩ
I/O port input leakage current	llekg	Pull-up resistor disable, Vi	n = Vdd	-	-	2	uA
I/O output source current	loH	Vop = Vdd - 0.5V		8	12	-	mA
sink current	loL	Vop = Vss + 0.5V		8	15	-	mA
INTn trigger pulse width	Tint0	INT0 ~ INT2 interrupt requ	est pulse width	2/fcpu	-	-	Cycle
AVREFH input voltage	Varfh	Vdd = 5.0V		Varfl+2V	-	Vdd	V
AVREFL input voltage	Varfl	Vdd = 5.0V		Vss	-	Varfh-2V	V
AIN0 ~ AIN7 input voltage	Vani	Vdd = 5.0V		Varfl	-	Varfh	V
	ldd1	normal Mode	Vdd= 5V 4MHz	-	3	6	mA
		(No loading, Fcpu = Fosc/4)	Vdd= 3V 4MHz	-	1.5	3	mA
	ldd2	Slow Mode	Vdd= 5V ILRC 32KHz	-	80	160	uA
Supply Current	1002	(Internal low RC, Stop high clock)	Vdd= 3V ILRC 16KHz	-	15	30	uA
(ADC Disable)	ldd3	Sleep Mode	Vdd= 5V	-	1	2	uA
		<u>'</u>	Vdd= 3V	-	0.5	2	uA
		Green Mode	Vdd= 5V 4MHz	-	0.6	1.2	mA
	ldd4	(No loading,	Vdd= 3V 4MHz	-	0.2	0.4	mA
		Fcpu = Fosc/4, Watchdog		-	20	40	uA
	ļ	Disable)	Vdd= 3V ILRC 16Khz	-	5	10	uA
LVD Detect Voltage	Vdet	Low voltage detect level		1.5	1.8	2.2	V
DAC Full-scale Output Current	I _{FSO}	Vdd=5.0V		8	14	21	mA
· · · · · · · · · · · · · · · · · · ·		Vdd=3.0V		5	11	18	mA
DAC Loading Resistance	R _I	Vdd=5.0V		-	-	150	Ω
D10 D111	-	Vdd=3.0V	-	-	100	Ω	
DAC DNL	DAC _{DNL}	DAC Differential NonLinea	-	±1*	-	LSB	
DAC INL	DAC _{INL}	DAC Integral NonLinearity	,	-	±3*	-	LSB
ADC current consumption	I _{ADC}	Vdd=5.0V		-	0.6*	-	mA
<u> </u>		Vdd=3.0V		-	0.4*	-	mA
ADC enable time	Tast	Ready to start convert after	er set ADENB = "1"	100	-	-	uS
ADC Clock Frequency	FADCLK	VDD=5.0V		-		8M	Hz
ADO CIOCK Frequency		VDD=3.0V	-		5M	Hz	




ADC Conversion Cycle Time	FADCYL	VDD=2.4V~5.5V	64			1/F _{ADCLK}
ADC Sampling Rate	F _{ADSMP}	VDD=5.0V			125	K/sec
(Set FADS=1 Frequency)		VDD=3.0V			80	K/sec
Differential Nonlinearity	DNL	VDD=5.0V, AVREFH=3.2V, F _{ADSMP} =7.8K	±1	±2	±16	LSB
Integral Nonlinearity	INL	VDD=5.0V, AVREFH=3.2V, F _{ADSMP} =7.8K	±2	±4	±16	LSB
No Missing Code	NMC	VDD=5.0V, AVREFH=3.2V, F _{ADSMP} =7.8K	8	10	12	Bits

^{*}These parameters are for design reference, not tested.

13.3 CHARACTERISTIC GRAPHS

The Graphs in this section are for design guidance, not tested or guaranteed. In some graphs, the data presented are outside specified operating range. This is for information only and devices are guaranteed to operate properly only within the specified range.

SN8P2708





14 APPLICATION NOTICE

14.1 Development Tool Version

14.1.1 ICE (In circuit emulation)

- S8KD-2 ICE: S8KD-2 ICE is designed for SN8P1XXX series emulation. There are some limitations if use S8KD-2 ICE emulates SN8P270XA. Please refer following S8KD-2 ICE emulation notice section
- SN8ICE 2K: Full function emulates SN8P270XA series.

14.1.2 **OTP** Writer

- Writer 3.0: Support SN8P270XA but no Stand-alone mode.
- Easy Writer V1.0: OTP programming is controlled by ICE without firmware upgrade suffers. Please refer easy
 writer user manual for detailed information.
- MP-Easy Writer V1.0: Stand-alone operation to support SN8P270XA mass production

14.1.3 IDE (Integrated Development Environment)

SONiX 8-bit MCU integrated development environment include Assembler, ICE debugger and OTP writer software.

- For S8KD-2 ICE: SN8IDE V1.99R. . SN8IDE V1.99S or later No More support SN8P2000 series
- For SN8ICE 2K: M2IDE V1.07 or later
- For Writer 3.0 and Easy Writer: M2IDE V1.07 or later
- * Note:

To avoid users be confused by similar IDE name between SN8ICE 2K (for SN8P2X series chip only) and S8KD-2 ICE (for SN8P1X series), SONiX rename the IDE name of "SN8IDE_ICE2K_V2.0X" to "M2IDE_V1.0X" and change the assembler name "S8Asm20X_ICE2K" to "M2ASM10X"



14.2 Limitation of SN8P270XA Instructions

- * Note:
 - 1. Strongly recommend using SN8ICE-2K ICE and M2IDE 1.04 or later version to emulate SN8P270XA.
 - 2. Please use SN8IDE V1.99R to develop projects in S8KD-2 ICE
 - 3. SN8IDE V1.99S or later No More support SN8P2000 series emulation.

14.2.1 B0MOV M,I

Note: The immediate value I cannot be E6H and E7H.

This instruction is often used for look-up table function to get ROM table address. User can assign the ROM table address by ORG directive to avoid E6H and E7H.

Example: Set table start address by ORG.

ORG 0x0100 ; Set table address from 0x0100.

Table:

DW 0x9876

14.2.2 BOXCH A, M

Example: Save ACC.

Correct case!

- Note: The address of "M" cannot be system register area (0x80~0xFF).
- > Example: Save PFLAG in interrupt service routine.

Error case!

B0XCH A, PFLAG ; PFLAG is a system register. "B0XCH A, M" will fail.
B0MOV PFLAGBUF, A

Boille (11 Exapor, 71

B0MOV A, PFLAG ; Replace B0XCH by B0MOV instruction B0MOV PFLAGBUF, A ; **PFLAGBUF isn't system register**

ACCBUF DS 1 : Define ACCBUF to be ACC bu

DS 1 ; Define ACCBUF to be ACC buffer. ORG 0

ORG 10

B0XCH A, ACCBUF ; ACCBUF isn't system register



14.3 Valid instructions at ROM address 8 (interrupt vector)

Note: Only JMP and NOP instruction is valid instruction at ROM address 8.

Example: Two correct interrupt vector coding example for SN8P270XA

.CODE

ORG 8 ; Interrupt service routine
NOP ; The first instruction at ORG 8.
...

RETI ; End of interrupt service routine

.CODE

ORG 08
JMP MY_IRQ ; 0008H, Jump to interrupt service routine

ORG 10H

START: ; 0010H, The head of user program.

; User program.

JMP START ; End of user program.

MY_IRQ: ; The head of interrupt service routine.

DET!

RETI ; End of interrupt service routine.

ENDP ; End of program.



14.4 Migration SN8P1708 to SN8P2708A

14.4.1 Comparison Table

Item	SN8P270xA	SN8P170x	
	Excellent		
AC Noise Immunity Capability	(Add an 47uF bypass Capacitor	Normal	
	between VDD and GND)		
Computation Power (16MHz Crystal)	Up to 16 MIPS	Up to 4 MIPS	
	PWM Resolution: 8bit/6bit/5bit/4bit	PWM Resolution: 8bit Only	
High Speed PWM	8bit PWM up to 31.25K at 16Mhz	Up to 7.8125K at 16Mhz	
	4bit PWM up to 500K at 16Mhz		
Maximum I/O in 48 pins package (SN8P2708A vs. SN8P1708)	36 (P1.6 / P1.7 / P3.0)	33	
Programmable Open-Drain Output	P1.0 / P1.1 / P5.2 (SO)	-	
B0MOV M, I	I can't be 0E6h or 0E7h	No Limitation	
B0XCH A, M	The address of M can't be 80h ~ FFh	No Limitation	
Valid instruction in ROM address 8	JMP or NOP	No Limitation	
ADC Interrupt	Yes	-	
ADC VREFL (Low Reference Voltage)	Yes	-	
ADC Clark Fraguency	Seven kinds of setting	Two kinds of setting	
ADC Clock Frequency	(Configuration by ADCKS [2:0])	(Configuration by ADCKS)	
Green Mode	Yes	-	
Schmitt Trigger Input	All input pin	Port 0, RST, XIN	
Port 0	Input/Output pin	Input pin Only	
P0.0 Interrupt Edge Trigger	Falling/Rising/Both	Falling	
P0.1/P0.2 Interrupt Edge Trigger	Falling	Falling	
Port 0 and Port 1 Wakeup Trigger	Level Change (Falling or Rising)	Low Level	
Wokaup Tima	1/Fosc * 4096 (sec)	1/Fosc * 2048 (sec)	
Wakeup Time	+ Oscillator settling time	+ Oscillator settling time	
Double SIO receive buffer	Yes	-	
SEDGE bit definition of SIOM register	Refer SIO and applicate	tion notice section	
Valid Range of TC0C/TC1C/TC0R/TC1R	0x00 ~ 0xFE	0x00 ~ 0xFF	
Watchdog timer clock source	Internal Low RC	External High Clock	
Clear Watchdog	MOV A, #0x5A	B0BSET FWDRST	
LVD	B0MOV WDTR, A 1.8V always ON	2.4V ON/OFF	
Standby Current	1uA at 5V	9uA at 5V (LVD OFF)	

Note: Enable the Pull-Up resistors of undefined Port 1 pins to avoid sleep mode fail or extra standby current:

SN8P2704A: Set bit 5 ~ bit 7 of P1UR to "1", (P1.5~P1.7) SN8P2705A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7) SN8P2706A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7)

SN8P2706A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7)
SN8P2707A: Set bit 6 ~ bit 7 of P1UR to "1", (P1.6~P1.7)



14.4.2 Configure Code Option

Code Option Comparison Table

SN8P	170X	SN8P270XA			
Code (Code Option			
	RC		Ext_RC		
High Clk	32K_X'tal	High_Clk	32K_X'tal		
High_Cik	12M_X'tal	HIGH_CIK	12M_X'tal		
	4M_X'tal		4M_X'tal		
High Clk/2	Enable	Fonu	Fosc/1~ Fosc/128		
High_Clk/2	Disable	Fcpu	FUSC/ 1~ FUSC/ 126		
Secutiry	Enable	Secutiry	Enable		
Seculity	Disable	Seculity	Disable		
Watch Dog	Enable		Enable		
Watch_Dog	Disable	Watch_Dog	Disable		
LVD	Enable	walch_bog	Alwaya ON		
LVD	Disable		Always_ON		
OSG	Enable	Noice Filter	Enable		
USG	Disable	Noise_Filter	Disable		

Code Option Modification Table:

Code Option Modification Table.							
SN8F	1708	SN8P2708A					
Code	Option	Code Option					
High_Clk/2	Enable	Foru	High_Clk/8				
High_Clk/2	Disable	Fcpu	HighClk/4				
	Enable		Always_ON				
Watch_Dog	Lilable	Watch_Dog	Enable				
	Disable		Disable				
LVD	Enable		Enable				
LVD	Disable	Noise_Filter	Disable				
OSG	Enable	NOISE_FIILEI	Enable				
OSG	Disable		Disable				

✓ Note 1: The instruction cycle of SN8P270XA is only one clock. Also, the SN8P270XA Fcpu = Fosc/1 ~
Fosc/128, but the Fcpu of SN8P1708 is fixed at Fosc/4. If the fosc doesn't change when migrate SN8P170X to SN8P270XA. Please configure Fcpu code option as following:

SN8P170X HighClk/2 = Enable

SN8P270XA Fcpu = Fosc/8

SN8P170X HighClk/2 = Disable


→ SN8P270XA Fcpu = Fosc/4

✓ Note 2: In SN8P270XA, If watchdog = "AlwaysOn" then Watchdog timer will always enable even in green or sleep (power down) mode.




14.5 SIO Migration

14.5.1 SN8P270XA SIO Timing Chart:



14.5.2 SN8P170X SIO Timing Chart:





14.5.3 SIOM Configuration Table

SIO Mode		I8P1708		SN8P2708A		
SIO Mode	SCKMD	SEDGE	TXRX	SCKMD	SEDGE	TXRX
Master, duplex transfer and transmit data on Rising Edge	0	1	1	0	0	1
Master, duplex transfer and transmit data on Falling Edge	0	0	1	0	1	1
Master, receive only and transmit data on Falling Edge	0	1	0	0	1	0
Master, receive only and transmit data on Rising Edge	0	0	0	0	0	0
Slave, duplex transfer and transmit data on Rising Edge	1	1	1	1	0	1
Slave, duplex transfer and transmit data on Falling Edge	1	0	1	1	1	1
Slave, receive only and transmit data on Falling Edge	1	1	0	1	1	0
Slave, receive only and transmit data on Rising Edge	1	0	0	1	0	0

Example: SIO is Master, duplex transfer and transmit data on Rising Edge

➤ SN8P1708

MOV A,TXDATA ; Load transmitted data into SIOB register.

B0MOV SIOB,A MOV A,#0FFH ; Set SIO clock with auto-reload function.

BOMOV SIOR,A , Set SIO clock with auto-reload function.

MOV A,#10000011B ; Setup SIOM and enable SIO function. Rising edge. B0MOV SIOM,A

BOBSET FSTART ; Start transfer and receiving SIO data.

CHK_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK_END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

➤ SN8P2708A

MOV A,TXDATA ; Load transmitted data into SIOB register.

B0MOV SIOB,A ; Set SIO clock with auto-reload function.

B0MOV SIOR,A SIOR A,#10000001B ; Setup SIOM and enable SIO function. Rising edge.

B0MOV SIOM,A

B0BSET FSTART ; Start transfer and receiving SIO data.

CHK_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK_END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A



14.6 S8KD-2 ICE Emulation Notice

SN8IDE is SONIX 8-bit development software including Assembler/ICE Debugger/OTP Writer. S8KD-2 is SONIX 8-bit ICE EV chip. There are different specifications between SN8P2700A series and S8KD-2 EV Chip. SONIX provides macros to solve the difference and make emulation correct. S8ASM V1.99N or later version supports these macros.

- * Note:
 - 1. Strongly recommend using SN8ICE-2K ICE and M2IDE 1.04 or later version to emulate SN8P270XA.
 - 2. Please use SN8IDE V1.99R to develop projects in S8KD-2 ICE
 - 3. SN8IDE V1.99S or later No More support SN8P2000 series emulation.

14.6.1 ICE MODE

ICE_MODE is an assembler built-in constant for conditional compile. Define ICE_MODE constant is necessary to compile correct binary code for S8KD-2 ICE emulation or for programming real OTP chip. "ICE_MODE EQU 1" is S8KD-2 ICE emulation mode. "ICE MODE EQU 0" is real chip mode.

Syntax: ICE_MODE EQU Val

Val: 0 = Real chip. 1 = S8KD-2 ICE emulation.

> Example: "ICE_MODE EQU 1" for ICE emulation. Don't use this SN8 file to program OTP chip.

CHIP SN8P2708A

.DATA

ICE MODE EQU 1 ; Set ICE MODE for ICE emulation.

INCLUDESTD SN8P2X ICE.H

.CODE

User program

...

Example: "ICE_MODE EQU 0" for programming OTP chip. In this mode, S8KD-2 ICE can't emulate SN8P270XA correctly.

CHIP SN8P2708A

.DATA

ICE_MODE EQU 0 ; Set ICE_MODE for programming OTP chip.

INCLUDESTD SN8P2X ICE.H

.CODE

User program

...

- * Note:
 - Change the ICE_MODE constant to "ICE_MODE EQU 0" and re-compile source code before programming OTP chip.
 - Use the "ICE_MODE EQU 0" checksum for real chip code. Don't use "ICE_MODE EQU 1" checksum, because assembler will change some codes for S8KD-2 ICE emulation.



14.6.2 INSTRUCTION CYCLE

Instruction cycles of some instructions are different between SN8P270XA and EV chip. These differences makes ICE instruction timing isn't consistent with SN8P270XA. SN8IDE assembler provides some macros to solve instruction cycle difference as following. Users just only use built-in instruction macro to replace corresponding instruction. In "ICE_MODE EQU 1" ICE emulation mode, assembler maybe insert some extra code to synchronize instruction timing between ICE and real chip. Therefore, the maximum available ROM size is larger than real chip. In "ICE_MODE EQU 0" the ROM size is same as real chip.

SN8P270XA			S8KD-2 EV CHIP			INSTRUCTION	DESCRIPTION		
Field	Mnemoi		Cycle	Field	Mnemo		Cycle	MACRO	DECOMM MON
	MOV	A,M	1	- 10.0	MOV	A,M	1	-	1.
М	MOV	M,A	1	М	MOV	M,A	1	-	M = RAM, N = 0.
0	B0MOV	A,M	1	0	B0MOV	A,M	1	-	M = system
V	B0MOV	M,A	1	V	B0MOV	M,A	1	-	register, N = 1.
Е	MOV	A,I	1	Е	MOV	A,I	1	-	1_
	B0MOV	M,I	1		B0MOV	M,I	1	-	2.
	XCH	A,M	1+N		XCH	A,M	1	@XCH A,M	S8KD-2 ICE :
	B0XCH	A,M	1+N		B0XCH	A,M	1	@B0XCH A,M	Read OSCM = 1
	MOVC		2		MOVC		2	-	cycle
	ADC	A,M	1		ADC	A,M	1	-	Write OSCM = 2
Α	ADC	M,A	1+A	Α	ADC	M,A	1	@ADC M,A	cycle
R	ADD	A,M	1	R	ADD	A,M	1	-	
1	ADD	M,A	1+N	1	ADD	M,A	1	@ADD M,A	SN8P270XA:
Т	B0ADD	M,A	1+N	Т	B0ADD	M,A	1	@B0ADD M,A	Read OSCM = 1
Н	ADD	A,I	1	Н	ADD	A,I	1	-	cycle
M	SBC	A,M	1	М	SBC	A,M	1	-	Write OSCM = 1
E	SBC	M,A	1+N	E	SBC	M,A	1	@SBC M,A	cycle
Т	SUB	A,M	1	Т	SUB	A,M	1	-	
1	SUB	M,A	1+N	- 1	SUB	M,A	1	@SUB M,A	
С	SUB	A,I	1	С	SUB	A,I	1	-	
С	MUL	A,M	2		MUL	A,M	2	-	
	AND	A,M	1		AND	A,M	1	-	
L	AND	M,A	1+N	L	AND	M,A	1	@AND M,A	
0	AND	A,I	1	0	AND	A,I	1	-	
G	OR	A,M	1	G	OR	A,M	1	-	
- 1	OR	M,A	1+N	- 1	OR	M,A	1	@OR M,A	
С	OR	A,I	1	С	OR	A,I	1	-	
	XOR	A,M	1		XOR	A,M	1	-	
	XOR	M,A	1+N		XOR	M,A	1	@XOR M,A	
	XOR	A,I	1		XOR	A,I	1	-	
	SWAP	М	1		SWAP	М	1	-	
Р	SWAPM	M	1+N	Р	SWAPM	M	1	@SWAPM M	
R	RRC	M	1	R	RRC	М	1	-	
0	RRCM	М	1+N	0	RRCM	М	1	@RRCM M	
С	RLC	M	1	С	RLC	М	1	-	
E	RLCM	М	1+N	E	RLCM	М	1	@RLCM M	
S	CLR	М	1	S	CLR	М	1	-	
S	BCLR	M.b	1+N	S	BCLR	M.b	1	@BSET M.b	
	BSET	M.b	1+N		BSET	M.b	1	@BCLR M.b	
	B0BCLR	M.b	1+N		B0BCLR	M.b	1	@B0BSET M.b	
	BOBSET	M.b	1+N		B0BSET	M.b	1	@B0BCLR M.b	
_	CMPRS	A,I	1 + S	_	CMPRS	A,I	1 + S	-	-
В	CMPRS	A,M	1 + S	В	CMPRS	A,M	1 + S	-	
R	INCS	M	1 + S	R	INCS	M	1 + S	-	-
A	INCMS	M	1+N+S	A	INCMS	M	1 + S	@INCMS M	4
N	DECS	M	1 + S	N	DECS	M	1 + S	-	4
С	DECMS	M	1+N+S	С	DECMS	M	1+5	@DECMS M	4
Н	B0BTS0	M.b	1 + S	Н	B0BTS0	M.b	1+S	-	4
	B0BTS1	M.b	1 + S		B0BTS1	M.b	1 + S	-	4
	JMP	d	2		JMP	d	2	-	-
	CALL	d	2		CALL	d	2	-	╡
М	RET	<u> </u>	2	M	RET		2	-	4
	RETI	<u> </u>	2	I	RETI		2	-	4
S	NOP	<u> </u>	1	S	NOP		1	-	4
С	PUSH	<u> </u>	1	С	PUSH		1	-	4
	POP		1		POP	1	1		



Note: 1. The instruction macros of above table are defined in SN8P2XICE.H. The file must be included in user program.

2. Use "INCLUDESTD", not "INCLUDE" to include SN8P2XICE.H

Example: Including SN8P2X_ICE.H in user program.

CHIP SN8P2708A

.DATA

ICE_MODE EQU 0

INCLUDESTD SN8P2X_ICE.H ; SN8P2X_ICE.H is a standard macro file and included by

"INCLUDESTD".

.CODE

User program...

...

Example: Instructions are replaced by instruction macro.

CHIP SN8P2708A

.DATA

ICE_MODE EQU 0

INCLUDESTD SN8P2X_ICE.H

.CODE

User program...

ADD BUF1, A

@ADD BUF1, A ; "ADD M,A" is replaced by "@ADD M,A".

AND BUF1, A

@AND BUF1, A ; "AND M,A" is replaced by "@AND M,A".



14.6.3 SYSTEM CLOCK

SONIX 2 series 8-bit MCU has multi-system clock (Fcpu = Fosc/1 \sim Fosc/128,), but ICE is fixed at Fosc/4. In ICE emulation mode, user should make sure the Fcpu frequency of SN8P270XA and ICE are identical. If necessary, change ICE crystal frequency to match with SN8P270XA system clock.

Example: SN8P270XA system clock vs. ICE Table. Supposes SN8P270XA system clock = 4MHz crystal.

SN8P270XA Fcpu Option	Fcpu Frequency	ICE Fcpu	ICE Crystal Frequency
Fosc/1	4MHz	Fosc/4	16MHz
Fosc/2	2MHz	Fosc/4	8MHz
Fosc/4	1MHz	Fosc/4	4MHz
Fosc/8	0.5MHz	Fosc/4	2MHz

Note: If put high frequency crystal (e.g. 16MHz) in S8KD-2 ICE, remember to adjust the "S3, S2 = 1, 0" in SW1 switch to provide appropriate oscillator driven capability.



14.6.4 WATCHDOG TIMER

Watchdog timer clear routine of this chip is setting WDTR register 0x5A. S8KD-2 ICE is not. SN8IDE provides "@RST_WDT" macro to make watchdog timer function correctly.

> Example: Reset watchdog timer by setting WDTR as 0x5A.

CHIP SN8P2708A

.DATA

ICE_MODE EQU 0

INCLUDESTD SN8P2X_ICE.H

.CODE

User program...

MOV A, #5Ah ; Reset watchdog timer.

BOMOV WDTR, A

...

- Note: This way can't be emulated in S8KD-2 ICE. Use @RST_WDT macro to replace it.
- Example: Reset watchdog timer by "@RST_WDT".

CHIP SN8P2708A

.DATA

ICE_MODE EQU 0

INCLUDESTD SN8P2X ICE.H

.CODE

User program...

@RST_WDT ; Reset watchdog timer by macro.



14.6.5 SIO Configuration

The SEDGE bit definition is different between SN8P270XA and S8KD-2 ICE (same as SN8P170X). Refer SIO migration section for detailed information. Following example, show how to overcome this problem while use S8KD-2 ICE to emulate SN8P270XA.

Example: Emulate SN8P2708A SIO by S8KD-2 ICE

CHIP SN8P2708A

.DATA

ICE MODE EQU 1 ; Set ICE emulation mode

INCLUDESTD SN8P2X_ICE.H

.CODE ; SIO is Master, duplex transfer and transmit data on Rising Edge

BOMOV A,TXDATA ; Load transmitted data into SIOB register.

B0MOV SIOB,A

MOV A,#0FFH ; Set SIO clock with auto-reload function.

B0MOV SIOR,A

IF (ICEMODE == 0)

MOV A,#10000001B ; For real chip

ELSE

MOV A,#10000011B ; For S8KD-2 ICE emulation

ENDIF

B0MOV SIOM,A

B0BSET FSTART ; Start transfer and receiving SIO data. CHKEND:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHKEND

BOMOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A



14.6.6 Port 0 Output Mode Emulation

The port 0 (P0.0 ~ P0.3) of SN8P270XA is bi-direction I/O, but ICEs port 0 is input only. SN8IDE assembler provides some macros to emulate port 0 output function. These macros use ICEs port 6 to emulate port 0 output function.

- Note:
- 1. Connect P6.0 to P0.0, P6.1 to P0.1 and P6.2 to P0.2 if you would like to use port 0 output function.
- 2. The built-in pull-up resistors of ICE port 6 are always enabled.

Set Port 0 I/O Direction Macro: @P00 MODE, @P01 MODE, @P02 MODE

Syntax: @P00 MODE Val

Val: 0 = Set P0.0 input mode. 1 = Set P0.0 output mode.

Syntax: @P01 MODE Val

Val: 0 = Set P0.1 input mode. 1 = Set P0.1 output mode.

Syntax: @P02 MODE Val

Val: 0 = Set P0.2 input mode. 1 = Set P0.2 output mode.

Set Port 0 Output Level Macro: @P00_OUT, @P01_OUT, @P02_OUT

Syntax: @P00 OUT Val

Val: 0 = Set P0.0 output low. 1 = Set P0.0 output high.

Syntax: @P01 OUT Val

Val: 0 = Set P0.1 output low. 1 = Set P0.1 output high.

Syntax: @P02 OUT Val

Val: 0 = Set P0.2 output low. 1 = Set P0.2 output high.

Example: Configure P0.0 as output pin and toggle P0.0 output level

@P00MODE ; Set P0.0 as output mode 1

@P00OUT ; P0.0 output high 1

; P0.0 output low @P00OUT 0

JMP Toggle

Toggle:

- 1. In P0.0/P0.1/P0.2 output mode, the output signals come from P6.0/P6.1/P6.2 of S8KD-2 ICE.
- In P0.0/P0.1/P0.2 input mode, check the input signals by P0.0/P0.1/P0.2 of S8KD-2 ICE.



14.6.7 P0.0 interrupt trigger edge control (PEDGE Register)

The definition of PEDGE register is different between SN8P270XA and S8KD-2 ICE. ICE as following table:

PEC	GE	SN8P270XA	S8KD-2 ICE
P00G1	P00G0	SNOFZIONA	SOND-2 ICE
0	0	Reserved	Reserved
0	1	Rising Edge	Falling Edge
1	0	Falling Edge	Rising Edge
1	1	Bi-Direction	Bi-Direction

SN8IDE assembler provides @P00EDGE macro to emulate real chip PEDGE function in ICE.

Syntax: @P00_EDGE Val

Val: 1 = Rising edge. 2 = Falling edge. 3 = Level change (bi-direction).

Example: Set P0.0 interrupt trigger as rising edge trigger

CHIP SN8P2708A

.DATA

ICE_MODE EQU 1 ; Set ICE mode.

INCLUDESTD SN8P2X_ICE.H

.CODE

User program...

@P00 EDGE 1 ; Set P0.0 interrupt trigger as rising edge.

BOBSET FP00IEN



14.6.8 P0.1/P0.2 interrupt trigger edge control

When S8KD-2 ICE emulates SN8P270XA series, the P0.1 and P0.2 interrupt trigger edge are both falling and rising edge (level change trigger). However, the P0.1 and P0.2 interrupt trigger edge of SN8P270XA are falling edge trigger only. This mean the P0.1 and P0.2 interrupt maybe trigger again in the rising edge of input signal. Please refer following example to overcome this problem.

Example: Avoid P0.1 rising edge trigger interrupt in S8KD-2 ICE emulation

CHIP SN8P2708A

 $.\mathsf{DATA}$

ICE_MODE EQU 1 ; Set ICE mode.

INCLUDESTD SN8P2XICE.H

.CODE

ORG 8 JMP ISR:

ORG 0x10

• • •

ISR: ; Interrupt service routine BOXCH A, ACCBUF

B0XCH PUSH

00

B0BTS1 FP01IRQ ; Check P0.1 interrupt JMP NEXTSTEP ; No P0.1 interrupt

B0BTS0 FP01 ; If P0.1 input level is high, mean this is an rising edge trigger

JMP NEXTIRQ ; SKIP this P0.1 rising edge trigger interrupt

FP01IRQ:

B0BCLR FP01IRQ ; FP01 interrupt service program

• •

. . .

NEXTIRQ:

ISREXIT:

POP

B0XCH A, ACCBUF

RETI



14.6.9 **PWM DUTY**

The PWM duty of SN8P270XA is controlled by ALOAD0/ALOAD1, TC0OUT/TC1OUT bits of TC0M and TC1M registers as following table:

PWM0OUT = 1 PWM1OUT = 1								
ALOAD0 TC0OUT TC0R Boundary ALOAD1 TC1OUT TC1R Boundary TC								
0	0	00h to FFh	0/255 ~ 255/256	7.8125K	Overflow per 256 count			
0	1	00h to 3Fh	0/63 ~ 63/64	31.25K	Overflow per 64 count			
1	0	00h to 1Fh	0/31 ~ 31/32	62.5K	Overflow per 32 count			
1	1	00h to 0Fh	0/15 ~ 15/16	125K	Overflow per 16 count			

S8KD-2 ICE can't use ALOAD0/ALOD1 and TC0OUT/TC1OUT bits to set PWM duty. SN8IDE assembler provides PWM Duty setting macro to solve this problem in S8KD-2 ICE emulation. Users have to set ICE_MODE for ICE emulation or real chip.

Syntax: @PWM1_MAX_DUTY Max_Duty ; Set PWM0 maximum duty Syntax: @PWM1_MAX_DUTY Max_Duty ; Set PWM1 maximum duty

Syntax: @PWM01_MAX_DUTY Max_Duty ; Set PWM0 and PWM1 maximum duty

Max_Duty	TC0/TC1 Overflow Boundary	PWM Duty Range	PWM Resolution
256	FFh to 00h	0/255 ~ 255/256	8-bit
64	3Fh to 40h	0/63 ~ 63/64	6-bit
32	1Fh to 20h	0/31 ~ 31/32	5-bit
16	0Fh to 10h	0/15 ~ 15/16	4-bit

* Note:

- There is no necessary to use PWM macro if PWM duty range is 0/255 ~ 255/256 (reset value).
- If user want to set both PWM0 and PWM1 must use @PWM01MAXDUTY macro to replace @PWM0MAXDUTY and @PWM1MAXDUTY.
- @PWM01MAXDUTY only can set the same duty range in PWM0 and PWM1.

> Example: Set PWM Max. Duty = 64,Duty = 2:1.

CHIP SN8P2708A

.DATA

 $\begin{tabular}{ll} ICE_MODE & EQU & 0 & ; Set real chip mode. \\ \end{tabular}$

INCLUDESTD SN8P2X_ICE.H .CODE

@PWM1_MAX_DUTY 64 ; Set PWM1 max. duty as 64.

MOV A,#42 ; $42 = 63 \text{ (Max. TC1R)} / 3 \times 2$

BOMOV TC1R,A
BOBSET FPWM1OUT
BOBSET FTC1ENB



14.6.10 MACRO NOTICE

One macro maybe includes more than one instruction. It maybe be error if an macro behind an test then skip instruction. For example:

B0BTS0 BUF.0

@RST_WDT

JMP TEST_CODE

TEST_CODE:

...

If BUF.0 = 0, B0BTS0 instruction only skip one instruction. @RSTWDT is a macro and composed of several instructions. The skipping function of above routine would be error. It cant branch to JMP TESTCODE successfully. Using following coding method can solve this problem.

BOBTSO BUF.0

JMP CLR_WDT

JMP TEST CODE

...

CLR_WDT:

@RST WDT

•

TEST_CODE:

SN8IDE V1.99N or later version provides user defined forward/backward jump directive to solve above problem easier. @@MacroStart and @@MacroEnd is user define label name. These label names can be repeated in user program.

B0BTS0 BUF.0

JMP @F.Macro_Start ; Jump to nearest user define @@.Macro_Start: JMP @F.Macro End ; Jump to nearest user define @@.Macro End:

. . .

@@.Macro_Start:

@RST WDT

@@.Macro_End:

B0BTS0 BUF.1

JMP @F.Macro_Start ; Jump to nearest user define @@.Macro_Start: JMP @F.Macro_End ; Jump to nearest user define @@.Macro_End:

. . .

@@.Macro Start:

@PWM1_MAXDUTY 64

@@.Macro End:

Note: Macro possible affects Accumulator and PFLAG result. User has to check it!



14.7 OTP Programming Pin

14.7.1 The pin assignment of Easy Writer transition board socket:

Easy Writer JP1/JP2

2	1	VDD
4	3	CLK/PGCLK
6	5	PGM/OTPCLK
8	7	D1
10	9	D3
12	11	D5
14	13	D7
16	15	VDD
18	17	HLS
20	19]-
	4 6 8 10 12 14 16	4 3 6 5 8 7 10 9 12 11 14 13 16 15 18 17

JP1 for MP transition board JP2 for Writer V3.0 transition board

Easy Writer JP3 (Mapping to 48-pin text tool)

DIP1	1	48	DIP48
DIP2	2	47	DIP47
DIP3	3	46	DIP46
DIP4	4	45	DIP45
DIP5	5	44	DIP44
DIP6	6	43	DIP43
DIP7	7	42	DIP42
DIP8	8	41	DIP41
DIP9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP38
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25
ID2 for N	ID tro	noiti	on board

JP3 for MP transition board

14.7.2 The pin assignment of Writer V3.0 and V2.5 transition board socket:

_			_
GND	1	2	VDD
CE	3	4	CLK
OE	5	6	PGM
D0	7	8	D1
D2	9	10	D3
D4	11	12	D5
D6	13	14	D7
VPP	15	16	VDD
RST	17	18	HLS

Writer V2.5 JP1 Pin Assignment

GND	2	1	VDD
CE	4	3	CLK
OE	6	5	PGM
D0	8	7	D1
D2	10	9	D3
D4	12	11	D5
D6	14	13	D7
VPP	16	15	VDD
RST	18	17	HLS
	20	19	<u> </u>

Writer V3.0 JP1 Pin Assignment

Note: For supporting the body programming, SONIX writer V2.5 must update V3.0 firmware and modify circuit. Please contact SONIX agent about SONIX Writer V2.5 upgrade.




14.7.3 SN8P2700A Series Programming Pin Mapping:

			ОТ	P Programn	nina Pin	of SN8P27	00 Series	}			
Chip	Name	SN8P2		SN8P27		SN8P2		SN8P27	707A	SN8P27	708A
EZ Writer	Writer V3.0				OTP IC / JP3 Pin Assignment						
Number	Pin	Number	Pin	Number	Pin	Number	Pin	Number	Pin	Number	Pin
1	VDD	3,14,24	VDD	4,26	VDD	4,22,36	VDD	1,9,28	VDD	8,16,36,37	VDD
2	GND	7,21	VSS	1,16	VSS	12,33	VSS	17,42	VSS	5,25	VSS
3	CLK	20	P5.0	32	P5.0	31	P5.0	37	P5.0	47	P5.0
4	CE	-	-	-	-	-	-	-	-	-	-
5	PGM	6	P1.0	14	P1.0	7	P1.0	12	P1.0	20	P1.0
6	OE	19	P5.1	31	P5.1	30	P5.1	36	P5.1	46	P5.1
7	D1	-	-	-	-	-	-	-	-	-	-
8	D0	-	-	1		1	-	-	-	-	-
9	D3	-	-	-	-		-	-	-	-	-
10	D2	-	-	-	-	-	-	-	-	-	-
11	D5	-	-	-	-	-	-	-	-	-	-
12	D4	-	-	-	-	-	-	-	-	-	-
13	D7	-	-	-	-	-	-	-	-	-	-
14	D6	-	-	-	-	-	-	-	-	-	-
15	VDD	3,14,24	VDD	4,26	VDD	3,14,24	VDD	1,9,28	VDD	8,16,36,37	VDD
16	VPP	28	RST	8	RST	40	RST	5	RST	12	RST
17	HLS	-	-		-		-	-	-	-	-
18	RST	-	-	-	-	-	-	-	-	-	-
19	-	-	-	1		1	-	-		-	-
20	ALSB/PDB	5	P1.1	13	P1.1	6	P1.1	11	P1.1	19	P1.1



15 PACKAGE INFORMATION

15.1 SK-DIP28 PIN




Symbols	MIN.	NOR.	MAX.
Α	-	-	0.210
A1	0.015	-	-
A2	0.114	0.130	0.135
D	1.390	1.390	1.400
Е		0.310BSC.	
E1	0.283	0.288	0.293
L	0.115	0.130	0.150
е в	0.330	0.350	0.370
θ°	0	7	15

UNIT: INCH




15.2 SOP28 PIN



Symbols	MIN.	MAX.
Α	0.093	0.104
A1	0.004	0.012
D	0.697	0.713
Е	0.291	0.299
Н	0.394	0.419
L	0.016	0.050
θ°	0	8

UNIT: INCH

15.3 SSOP28 PIN




DETAIL ; A

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STIVIBULS	(inch)			(mm)			
Α	-	-	0.08	-	-	2.13	
A1	0.00	-	0.01	0.05	-	0.25	
A2	0.06	0.07	0.07	1.63	1.75	1.88	
b	0.01	-	0.01	0.22	-	0.38	
С	0.00	-	0.01	0.09	-	0.20	
D	0.39	0.40	0.41	9.90	10.20	10.50	
E	0.29	0.31	0.32	7.40	7.80	8.20	
E1	0.20	0.21	0.22	5.00	5.30	5.60	
[e]	0.0259BSC				0.65BSC		
L	0.02	0.04	0.04	0.63	0.90	1.03	
R	0.00	-	-	0.09	-	-	
0 °	0 °	4 °	8 °	0 °	4 °	8 °	



15.4 P-DIP 32 PIN



1 16	
	EATING PLANE

0.100lyp.

SYMBOLS	MIN.	NOR.	MAX.		
Α	_	_	0.220		
A1	0.015	_	_		
A2	0.150	0.155	0.160		
D	1.645	1.650	1.660		
E	0.600 BSC				
E1	0.540	0.545	0.550		
L	0.115	0.130	0.150		
ев	0.630	0.650	0.670		
а	O	7	15		


UNIT: INCH

NOTE:

1.JEDEC OUTLINE : MS-011 AC

15.5 SOP 32 PIN

0.050ыр.



SYMBOLS	MIN.	MAX.
Α	-	0.120
A 1	0.004	0.014
D	0.799	0.815
E	0.437	0.450
Н	0.530	0.580
L	0.016	0.050
€	0,	10"

UNIT : INCH


NOTE:

- 1.JEDEC GUTLINE:MO-099 AB
- 2.DATUM PLANE MIS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

 3.DIMENSIONS E AND D DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 10 MIL PER SIDE. DIMENSIONS E AND D DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT CATUM PLANE IED.
- 4.DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION.




15.6 P-DIP 40 PIN



CVMBOLC	MIN	NOR	MAX	MIN	NOR	MAX
SYMBOLS	(inch)			(mm)		
Α	-	-	0.220	-	-	5.588
A1	0.015	-	-	0.381	-	-
A2	0.150	0.115	0.160	3.810	2.921	4.064
D	2.055	2.060	2.070	52.197	52.324	52.578
E		0.600			15.240	
E1	0.540	0.545	0.550	13.716	13.843	13.970
L	0.115	0.130	0.150	2.921	3.302	3.810
e B	0.630	0.650	0.067	16.002	16.510	1.702
0 °	0 °	7 °	15°	0 °	7 °	15°




15.7 QFP 44 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STINIBULS	(inch)		(mm)			
Α	-	-	0.106	-	-	2.700
A1	0.010	0.012	0.014	0.250	0.300	0.350
A2	0.075	0.079	0.087	1.900	2.000	2.200
b	0.012			0.300		
С	0.004	0.006	0.008	0.100	0.150	0.200
D	0.512	0.520	0.528	13.000	13.200	13.400
D1	0.390	0.394	0.398	9.900	10.000	10.100
E	0.512	0.520	0.528	13.000	13.200	13.400
E1	0.390	0.394	0.398	9.900	10.000	10.100
L	0.029	0.035	0.037	0.730	0.880	0.930
[e]	0.031		0.800			
0 °	0 °	-	7 °	0 °	-	7 °




15.8 SSOP 48 PIN



CVMBOLC	MIN	NOR	MAX	MIN	NOR	MAX	
SYMBOLS	(inch)				(mm)		
Α	0.095	0.102	0.110	2.413	2.591	2.794	
A1	0.008	0.012	0.016	0.203	0.305	0.406	
A2	0.089	0.094	0.099	2.261	2.388	2.515	
b	0.008	0.010	0.030	0.203	0.254	0.762	
С	-	0.008	-	-	0.203	-	
D	0.620	0.625	0.630	15.748	15.875	16.002	
E	0.291	0.295	0.299	7.391	7.493	7.595	
[e]	-	0.025	-	-	0.635	-	
He	0.396	0.406	0.416	10.058	10.312	10.566	
L	0.020	0.030	0.040	0.508	0.762	1.016	
L1	-	0.056	-	-	1.422	-	
Υ	-	-	0.003	-	-	0.076	
0 °	0 °	-	8 °	0 °	-	8 °	




15.9 P-DIP 48 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STINBULS		(inch)			(mm)	
Α	-	-	0.220	-	-	5.588
A1	0.015	-	-	0.381	-	-
A2	0.150	0.155	0.160	3.810	3.937	4.064
D	2.400	2.450	2.550	60.960	62.230	64.770
E	0.600		15.240			
E1	0.540	0.545	0.550	13.716	13.843	13.970
L	0.115	0.130	0.150	2.921	3.302	3.810
eВ	0.630	0.650	0.067	16.002	16.510	1.702
θ °	0 °	7 °	15°	0 °	7 °	15°



15.10 LQFP 48 PIN



SYMBOLS	MIN	NOR	MAX		
STINDULS		(mm)			
Α	-	-	1.6		
A1	0.05	-	0.15		
A2	1.35	-	1.45		
c1	0.09 - 0.16				
D	9.00 BSC				
D1	7.00 BSC				
E	9.00 BSC				
E1	7.00 BSC				
e	0.5 BSC				
В	0.17 - 0.27				
L	0.45	-	0.75		
L1	1 REF				




16 Marking Definition

16.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

16.2 MARKING INDETIFICATION SYSTEM






16.3 MARKING EXAMPLE

Name	ROM Type	Device	Package	Temperature	Material
SN8P2708APB	OTP	26L34	P-DIP	0°℃~70°℃	PB-Free Package
SN8P2708AXB	OTP	26L34	SSOP	0°C~70°C	PB-Free Package

16.4 DATECODE SYSTEM





SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

Main Office:

Address: 10F-1, NO. 36, Taiyuan Stree., Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-5600 888 Fax: 886-3-5600 889 **Taipei Office:**

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180 **Hong Kong Office:**

Address: Flat 3 9/F Energy Plaza 92 Granville Road, Tsimshatsui East Kowloon.

Tel: 852-2723 8086 Fax: 852-2723 9179

Technical Support by Email:

Sn8fae@sonix.com.tw