

Product Preview
**4M x 40 Bit Dynamic Random
Access Memory Module
for Error Correction Applications**

The MCM404x0 is a dynamic random access memory (DRAM) module organized as 4,194,304 x 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of ten MCM517400 DRAMs housed in J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted under each DRAM. The MCM517400 is a CMOS high-speed dynamic random access memory organized as 4,194,304 four-bit words and fabricated with CMOS silicon-gate process technology.


- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- $\overline{\text{RAS}}$ -Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM404x0 = 32 ms (Max)
- Consists of Ten 4M x 4 DRAMs, and Ten 0.22 μ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM404x0-60 = 60 ns (Max)
MCM404x0-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM404x0-60 = 6.60 W (Max)
MCM404x0-70 = 5.50 W (Max)
- Low Standby Power Dissipation: TTL Levels = 110 mW (Max)
CMOS Levels = 55 mW (Max)
- MCM40420 Available Now as Doublesided Module
- MCM40400 Available Second-Half 1994

PIN NAMES


A0 – A10 Address Inputs	DQ0 – DQ39 Data Input/Output
CAS0 Column Address Strobe	PD1 – PD5 Presence Detect
RAS0 Row Address Strobe	W Read/Write Input
ECC Configuration Detection	OE Output Enable
VCC Power (+ 5 V)	VSS Ground
NC No Connection	

All power supply and ground pins must be connected for proper operation of the device.

MCM40400
MCM40420




TOP VIEW



5

5



PRESENCE DETECT PIN OUT

Pin Name	60 ns	70 ns
PD1	VSS	VSS
PD2	NC	NC
PD3	NC	VSS
PD4	NC	NC
PD5*	VSS	VSS
ECC	VSS	VSS

*PD5 tied to VSS through a 2.6 kΩ resistor.

PIN ASSIGNMENTS

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	V _{SS}	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	V _{SS}	51	DQ24	63	DQ35
4	DQ2	16	A4	28	A7	40	$\overline{\text{CAS0}}$	52	DQ25	64	DQ36
5	DQ3	17	A5	29	DQ16	41	A10	53	DQ26	65	DQ37
6	DQ4	18	A6	30	V _{CC}	42	NC	54	DQ27	66	DQ38
7	DQ5	19	$\overline{\text{OE}}$	31	A8	43	NC	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A9	44	$\overline{\text{RAS0}}$	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ30	69	PD3
10	V _{CC}	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	$\overline{\text{W}}$	59	V _{CC}	71	DQ39
12	A0	24	DQ12	36	DQ18	48	$\overline{\text{ECC}}$	60	DQ32	72	V _{SS}

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 1 to + 7	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current	I _{out}	50	mA
Power Dissipation	P _D	7.0	W
Operating Temperature Range	T _A	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	
Logic High Voltage, All Inputs	V_{IH}	2.4	—	$V_{CC} + 0.5 \text{ V}$	V
Logic Low Voltage, All Inputs	V_{IL}	-0.5*	—	0.8	V

* -2.0 V at pulse width $\leq 20 \text{ ns}$.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to V_{SS})

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM404x0-60, $t_{RC} = 110 \text{ ns}$ MCM404x0-70, $t_{RC} = 130 \text{ ns}$	I_{CC1}	—	1200 1000	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	20	mA	
V_{CC} Power Supply Current During \overline{RAS} -Only Refresh Cycles ($\overline{CAS} = V_{IH}$) MCM404x0-60, $t_{RC} = 110 \text{ ns}$ MCM404x0-70, $t_{RC} = 130 \text{ ns}$	I_{CC3}	—	1200 1000	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$) MCM404x0-60, $t_{PC} = 40 \text{ ns}$ MCM404x0-70, $t_{PC} = 45 \text{ ns}$	$I_{CC4(P)}$	—	700 600	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$)	I_{CC5}	—	10	mA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM404x0-60, $t_{RC} = 110 \text{ ns}$ MCM404x0-70, $t_{RC} = 130 \text{ ns}$	I_{CC6}	—	1200 1000	mA	1
Input Leakage Current ($0 \text{ V} \leq V_{in} \leq V_{CC}$)	$I_{lk(I)}$	-100	100	μA	
Output Leakage Current ($0 \text{ V} \leq V_{out} \leq V_{CC}$, Output Disable)	$I_{lk(O)}$	-10	10	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V_{OH}	2.4	—	V	
Output Low Voltage ($I_{OL} = 4.2 \text{ mA}$)	V_{OL}	—	0.4	V	

NOTES:

- Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- Address may be changed once or less while $\overline{RAS} = V_{IL}$. In the case of I_{CC4} , it can be changed once or less during t_{PC} .

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 - A10 W, OE, RAS0, CAS0	C_{in}	60 80	pF
I/O Capacitance DQ0 - DQ39	$C_{I/O}$	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

5

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM404x0-60		MCM404x0-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RELREL}	t _{RC}	110	—	130	—	ns	5
Read-Write Cycle Time	t _{RELREL}	t _{RWC}	155	—	180	—	ns	5
Access Time from $\overline{\text{RAS}}$	t _{RELQV}	t _{RAC}	—	60	—	70	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CELQV}	t _{CAC}	—	15	—	20	ns	6, 8
Access Time from Column Address	t _{AVQV}	t _{AA}	—	30	—	35	ns	6, 9
Access Time from Precharge $\overline{\text{CAS}}$	t _{CEHQV}	t _{CPA}	—	35	—	40	ns	6
$\overline{\text{CAS}}$ to Output in Low-Z	t _{CELQX}	t _{CLZ}	0	—	0	—	ns	6
Output Buffer and Turn-Off Delay	t _{CEHQZ}	t _{OFF}	0	15	0	15	ns	10
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{REHREL}	t _{RP}	40	—	50	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RELREH}	t _{RAS}	60	10 k	70	10 k	ns	
$\overline{\text{RAS}}$ Hold Time	t _{CELREH}	t _{RSH}	15	—	20	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{RELCEH}	t _{CSH}	60	—	70	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{RAS}}$ Hold Time	t _{CEHREH}	t _{RHCP}	35	—	40	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CELCEH}	t _{CAS}	15	10 k	20	10 k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RELCEL}	t _{RCD}	20	45	20	50	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	30	15	35	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CEHREL}	t _{CRP}	5	—	5	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CEHCEL}	t _{CP}	10	—	10	—	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CELAX}	t _{CAH}	10	—	15	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{AVREH}	t _{RAL}	30	—	35	—	ns	
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	ns	

NOTES:

(continued)

1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
2. An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements t_T = 5.0 ns.
5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
6. Measured with a current load equivalent to 2 TTL (−200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
7. Assumes that t_{RCD} ≤ t_{RCD} (max).
8. Assumes that t_{RCD} ≥ t_{RCD} (max).
9. Assumes that t_{RAD} ≥ t_{RAD} (max).
10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

Parameter	Symbol		MCM404x0-60		MCM404x0-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CEH WX}}$	t_{RCH}	0	—	0	—	ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{REH WX}}$	t_{RRH}	0	—	0	—	ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{CEL WH}}$	t_{WCH}	10	—	15	—	ns	
Write Command Pulse Width	$t_{\text{WL WH}}$	t_{WP}	10	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	$t_{\text{WL REH}}$	t_{RWL}	15	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	$t_{\text{WL CEH}}$	t_{CWL}	15	—	20	—	ns	
Data In Setup Time	$t_{\text{DV CEL}}$	t_{DS}	0	—	0	—	ns	14
Data In Hold Time	$t_{\text{CEL DX}}$	t_{DH}	10	—	15	—	ns	14
Write Command Setup Time	$t_{\text{WL CEL}}$	t_{WCS}	0	—	0	—	ns	15
$\overline{\text{CAS}}$ to Write Delay	$t_{\text{CEL WL}}$	t_{CWD}	40	—	45	—	ns	15
$\overline{\text{RAS}}$ to Write Delay	$t_{\text{REL WL}}$	t_{RWD}	85	—	95	—	ns	15
Column Address to Write Delay	$t_{\text{AV WL}}$	t_{AWD}	55	—	60	—	ns	15
Refresh Period	t_{RVRV}	$t_{\text{RF SH}}$	—	32	—	32	ms	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{REL CEL}}$	t_{CSR}	5	—	5	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	$t_{\text{REL CEH}}$	t_{CHR}	10	—	15	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	$t_{\text{REH CEL}}$	t_{RPC}	5	—	5	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Time	$t_{\text{CEH CEL}}$	t_{CPT}	20	—	30	—	ns	
Write Command Setup Time (Test Mode)	$t_{\text{WL REL}}$	t_{WTS}	10	—	10	—	ns	
Write Command Hold Time (Test Mode)	$t_{\text{REL WH}}$	t_{WTH}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	$t_{\text{WH REL}}$	t_{WRP}	10	—	10	—	ns	
Write to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	$t_{\text{REL WL}}$	t_{WRH}	10	—	10	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	$t_{\text{GL REH}}$	t_{ROH}	10	—	10	—	ns	
$\overline{\text{OE}}$ Access Time	$t_{\text{GL QV}}$	t_{GA}	—	15	—	20	ns	6
$\overline{\text{OE}}$ to Data Delay	$t_{\text{GL HDX}}$	t_{GD}	15	—	15	—	ns	
Output Buffer Turn-Off Delay Time from $\overline{\text{OE}}$	$t_{\text{GH QZ}}$	t_{GZ}	0	15	0	15	ns	16
$\overline{\text{OE}}$ Command Hold Time	$t_{\text{WL GL}}$	t_{GH}	15	—	15	—	ns	
Output Disable Setup Time	$t_{\text{GH CEL}}$	t_{ODS}	0	—	0	—	ns	

NOTES:

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in late write or read-write cycles.
15. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} , and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$ (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
16. $t_{\text{OFF}}(\text{max})$ and/or $t_{\text{GZ}}(\text{max})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		MCM404x0-60		MCM404x0-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{CELCEL}	t _{PC}	40	—	45	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{RAS}}$ Hold Time (Fast Page Mode)	t _{CEHREH}	t _{RHCP}	35	—	40	—	ns	
Fast Page Mode Read-Write Cycle Time	t _{CELCEL}	t _{PRWC}	85	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RELREH}	t _{RASP}	60	200 k	70	200 k	ns	
$\overline{\text{CAS}}$ Precharge to Write Delay	t _{CEHWL}	t _{CPWD}	60	—	65	—	ns	5

NOTES:


1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
2. An initial pause of 200 μ s is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is guaranteed.
3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
4. AC measurements t_T = 5.0 ns.
5. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} \geq t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through-out the entire cycle; if t_{CWD} \geq t_{CWD} (min), t_{RWD} \geq t_{RWD} (min), t_{AWD} \geq t_{AWD} (min), and t_{CPWD} \geq t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE (FAST PAGE MODE)




5


EARLY WRITE CYCLE



\overline{OE} CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




5

FAST PAGE MODE READ CYCLE




5

FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




5

RAS-ONLY REFRESH CYCLE (\bar{W} and \bar{OE} are Don't Care)




CAS BEFORE RAS REFRESH CYCLE
(OE and A0 - A10 are Don't Care)




5

HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)



HIDDEN REFRESH CYCLE (EARLY WRITE)



5

DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 16M module family per device: \overline{RAS} -only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read-write cycle, and fast page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}), t_{RCS} (minimum) before the \overline{CAS} or active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both \overline{CAS} and output enable (\overline{OE}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{OE} must be active $t_{RAC}-t_{GA}$ (both minimum) after \overline{RAS} active transition to guarantee valid data out (Q) at t_{RAC} . If the t_{RCD} maximum is exceeded and/or \overline{OE} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{OE} clock active transition (t_{CAC} or t_{GA}).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read-write. Early and late write modes are dis-

cussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{PP} , apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Column address setup and hold times (t_{ASC} , t_{CAH}) and data in (D) setup and hold times (t_{DS} , t_{DH}) are referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled.

A late-write cycle (referred to as \overline{OE} -controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, ($t_{RCD} + t_{CWD} + t_{RWL} + 2t_T$) $\leq t_{RAS}$, if other timing minimums (t_{RCD} , t_{RWL} , and t_T) are maintained. D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition. Outputs are switched off by \overline{OE} inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 of AC Operating Conditions table). \overline{RAS} and \overline{CAS} must remain active for t_{RWL} and t_{CWL} , respectively, after \overline{W} active transition to complete the write cycle. \overline{OE} must remain inactive for t_{GH} after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for t_{CWD} and/or t_{AWD} minimum, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, **RAS-only refresh**, **CAS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time t_{WRP} before and time t_{WRH} after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle while $\overline{\text{RAS}}$ cycles inactive for t_{pp} and back to active starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode entry) as in $\overline{\text{CAS}}$ before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a **CAS before RAS refresh counter test**. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row. See **CAS before RAS refresh counter test cycle** timing diagram.

The test can be performed after a minimum of eight **CAS before RAS** initialization cycles. Test procedure:

1. Write "0"s into all memory cells with normal write mode.
2. Select a column address, read "0" out and write "1" into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
3. Read the "1"s that were written in step 2 in normal read mode.
4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the **CAS before RAS refresh counter test, read-write cycle**. Repeat this operation 2048 times.
5. Read "0"s which were written in step 4 in normal read mode.
6. Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION
(Order by Full Part Number)



Full Part Numbers — MCM40400S60 MCM40400SG60
MCM40400S70 MCM40400SG70
MCM40420S60 MCM40420SG60
MCM40420S70 MCM40420SG70