Power LDMOS transistor

Rev. 2 — 29 September 2014

**Product data sheet** 

## 1. Product profile

## 1.1 General description

100 W LDMOS packaged asymmetrical Doherty power transistor for base station applications at frequencies from 2496 MHz to 2690 MHz.

### Table 1. Typical performance

Typical RF performance at  $T_{case} = 25 \ ^{\circ}C$  in the Doherty demo board.

Test signal	f	$V_{DS}$	P <sub>L(AV)</sub>	G <sub>p</sub>	ηם	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
1-carrier W-CDMA	2520 to 2620	28	18	15.5	45	-30 <u>[1]</u>

[1] Test signal: 3GPP test model 1; 1 to 64 DPCH; PAR = 7.2 dB at 0.01 % probability on CCDF.

## 1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low thermal resistance providing excellent thermal stability
- Decoupling leads to enable improved video bandwidth
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

## **1.3 Applications**

 RF power amplifier for LTE base stations and multi carrier applications in the 2496 MHz to 2690 MHz frequency range



**Power LDMOS transistor** 

# 2. Pinning information

Pin	Description	Si	mplified outline	Graphic symbol
1	drain1 (main)			
2	drain2 (peak)	;	5 1 2 6	1, 5
3	gate1 (main)	(		
4	gate2 (peak)		7	
5	video decoupling (main)			
6	video decoupling (peak)		3 4	2,6
7	source	[1]		aaa-007731

[1] Connected to flange.

# 3. Ordering information

### Table 3.Ordering information

Type number	Packag	ackage					
	Name Description Versio						
BLC8G27LS-100AV	-	air cavity plastic earless flanged package; 6 leads	SOT1275-1				

# 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage		-	65	V
V <sub>GS</sub>	gate-source voltage		-0.5	+13	V
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature	[1]	-	225	°C

[1] Continuous use at maximum temperature will affect the reliability, for details refer to the on-line MTF calculator.

# 5. Thermal characteristics

### Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-case)</sub>	thermal resistance from junction to case	$T_{case} = 80 \text{ °C}; V_{DS} = 28 \text{ V};$ $I_{Dq} = 250 \text{ mA}$		
		P <sub>L</sub> = 18 W	0.314	K/W
		P <sub>L</sub> = 65 W	0.289	K/W

## 6. Characteristics

#### Table 6. DC characteristics

 $T_i = 25 \ ^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Main dev	ice	l		1	1	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.51 \text{ mA}$	65	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 51 mA	1.5	1.9	2.3	V
V <sub>GSq</sub>	gate-source quiescent voltage	V <sub>DS</sub> = 28 V; I <sub>D</sub> = 306 mA	1.7	2.0	2.5	V
I <sub>DSS</sub>	drain leakage current	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 28 V	-	-	1.4	μΑ
I <sub>DSX</sub>	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{GS} = V_{GS(th)} + 3.75 \; V; \\ V_{DS} = 10 \; V \end{array}$	-	9.6	-	A
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	140	nA
9 <sub>fs</sub>	forward transconductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 51 mA	-	0.46	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 V;$ $I_D = 1.785 A$	-	294	451	mΩ
Peak dev	vice					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.72 \text{ mA}$	65	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 72 mA	1.5	1.9	2.3	V
V <sub>GSq</sub>	gate-source quiescent voltage	V <sub>DS</sub> = 28 V; I <sub>D</sub> = 432 mA	1.7	2.0	2.5	V
I <sub>DSS</sub>	drain leakage current	$V_{GS} = 0 V; V_{DS} = 28 V$	-	-	1.4	μΑ
I <sub>DSX</sub>	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{GS} = V_{GS(th)} + 3.75 \; V; \\ V_{DS} = 10 \; V \end{array}$	-	13.4	-	A
I <sub>GSS</sub>	gate leakage current	$V_{GS}$ = 11 V; $V_{DS}$ = 0 V	-	-	140	nA
<b>g</b> <sub>fs</sub>	forward transconductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 72 mA	-	0.62	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 V;$ $I_D = 2.52 A$	-	210	323	mΩ

#### Table 7.RF characteristics

Test signal: 1-carrier W-CDMA; PAR = 7.2 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1 to 64 DPCH;  $f_1 = 2496$  MHz;  $f_2 = 2690$  MHz; RF performance at  $V_{DS} = 28$  V;  $I_{Dq} = 250$  mA (main);  $V_{GS(amp)peak} = 0.8$  V;  $T_{case} = 25$  °C; unless otherwise specified; in an asymmetrical Doherty production test circuit at 2496 MHz to 2690 MHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
G <sub>p</sub>	power gain	P <sub>L(AV)</sub> = 17.8 W	14.3	15.5	-	dB
RL <sub>in</sub>	input return loss	P <sub>L(AV)</sub> = 17.8 W	-	-10	-6	dB
$\eta_D$	drain efficiency	P <sub>L(AV)</sub> = 17.8 W	39	44	-	%
ACPR	adjacent channel power ratio	P <sub>L(AV)</sub> = 17.8 W	-	-31	-25	dBc

#### Table 8.RF characteristics

Test signal: 1-carrier W-CDMA; PAR = 7.2 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1 to 64 DPCH; f = 2690 MHz; RF performance at  $V_{DS}$  = 28 V;  $I_{Dq}$  = 250 mA (main);  $V_{GS(amp)peak}$  = 0.8 V;  $T_{case}$  = 25 °C; unless otherwise specified; in an asymmetrical Doherty production test circuit at 2496 MHz to 2690 MHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PARO	output peak-to-average ratio	$P_{L(AV)} = 50 \text{ W}$	3.6	4.2	-	dB
P <sub>L(M)</sub>	peak output power		112	133	-	W

BLC8G27LS-100AV

© NXP Semiconductors N.V. 2014. All rights reserved.

## 7. Test information

### 7.1 Ruggedness in Doherty operation

The BLC8G27LS-100AV is capable of withstanding a load mismatch corresponding to a VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS}$  = 28 V;  $I_{Dg}$  = 250 mA (main);  $V_{GS(amp)peak}$  = 0.8 V;  $P_L$  = 70 W (CW); f = 2496 MHz.

### 7.2 Impedance information

#### Table 9. Typical impedance of main device

Measured load-pull data of main device;  $I_{Dq} = 300 \text{ mA} \text{ (main)}$ ;  $V_{DS} = 28 \text{ V}$ .

f	Z <sub>S</sub> <sup>[1]</sup>	Z <sub>L</sub> <sup>[1]</sup>	P <sub>L</sub> [2]	η <mark>ρ <sup>[2]</sup></mark>	G <sub>p</sub> <sup>[2]</sup>					
(MHz)	(Ω)	(Ω)	(W)	(%)	(dB)					
Maximum pov	Maximum power load									
2496	2.5 – j6.7	4.0 – j7.6	63	56.0	16.0					
2600	3.4 – j7.0	4.0 – j7.6	61	55.6	16.7					
2690	3.2 – j6.2	4.0 – j7.6	60	56.1	17.1					
Maximum dra	in efficiency load									
2496	2.5 – j6.7	7.1 – j5.1	47.9	64	18.2					
2600	3.4 – j7.0	6.5 – j4.6	44.3	63	19.0					
2690	3.2 – j6.2	6.0 – j4.1	40.5	62	19.5					

[1]  $Z_S$  and  $Z_L$  defined in Figure 1.

[2] at 3 dB gain compression.


#### Table 10. Typical impedance of peak device

Measured load-pull data of peak device;  $I_{Dq} = 400 \text{ mA} \text{ (main)}$ ;  $V_{DS} = 28 \text{ V}$ .

f	Z <sub>S</sub> <sup>[1]</sup>	Z <sub>L</sub> [1]	P <sub>L</sub> [2]	ղ <b>ը <mark>[2]</mark></b>	G <sub>p</sub> [2]					
(MHz)	(Ω)	(Ω)	(W)	(%)	(dB)					
Maximum	Maximum power load									
2496	2.6 – j6.4	2.7 – j7.1	83	55.7	17.8					
2600	3.2 – j6.9	2.1 – j7.1	82	51.4	17.7					
2690	4.3 – j7.8	2.1 – j7.1	82	53.2	18.4					
Maximum	drain efficiency lo	ad	· ·							
2496	2.6 – j6.4	4.0 – j5.6	61	66.6	19.7					
2600	3.2 – j6.9	3.7 – j5.1	62	60.8	20.1					
2690	4.3 – j7.8	3.3 – j5.4	61	60.5	20.6					

[1]  $Z_S$  and  $Z_L$  defined in Figure 1.

[2] at 3 dB gain compression.



### 7.3 Recommended impedances for Doherty design

#### Table 11. Typical impedance of main device at 1 : 1 load

Measured load-pull data of main device;  $I_{Dq} = 300 \text{ mA} (main)$ ;  $V_{DS} = 28 \text{ V}$ .

f	Z <sub>S</sub> <sup>[1]</sup>	Z <sub>L</sub> <sup>[1]</sup>	PL <sup>[2]</sup>	η <mark>ρ <mark>[3]</mark></mark>	G <sub>p</sub> [3]
(MHz)	(Ω)	(Ω)	(dBm)	(%)	(dB)
2496	2.5 – j6.7	5.1 – j6.5	59	36.8	20.0
2600	3.4 – j7.0	5.1 – j6.5	56	38.0	20.5
2690	3.2 – j6.2	5.1 – j6.5	56	39.2	21.2

[1]  $Z_S$  and  $Z_L$  defined in Figure 1.

[2] at 3 dB gain compression.

[3] at  $P_{L(AV)} = 42.5 \text{ dBm}.$ 

#### Table 12. Typical impedance of main device at 1 : 2.5 load

Measured load-pull data of main device;  $I_{Dq} = 300 \text{ mA}$  (main);  $V_{DS} = 28 \text{ V}$ .

f	Z <sub>S</sub> [1]	Z <sub>L</sub> [1]	P <sub>L</sub> <sup>[2]</sup>	η <mark>ρ <mark>[3]</mark></mark>	G <sub>p</sub> [3]
(MHz)	(Ω)	(Ω)	(dBm)	(%)	(dB)
2496	2.5 – j6.7	11.2 – j2.7	31	52.0	22.2
2600	3.4 – j7.0	10.0 – j2.3	30	51.1	22.5
2690	3.2 – j6.2	7.5 – j0.8	25	52.2	22.1

[1]  $Z_S$  and  $Z_L$  defined in Figure 1.


[2] at 3 dB gain compression.

[3] at  $P_{L(AV)} = 42.5 \text{ dBm}$ .

## 7.4 VBW in Doherty operation

The BLC8G27LS-100AV shows 130 MHz (typical) video bandwidth in Doherty demo board in 2600 MHz at V<sub>DS</sub> = 28 V; I<sub>Dq</sub> = 250 mA and V<sub>GS(amp)peak</sub> = 0.8 V.

**Power LDMOS transistor** 



## 7.5 Test circuit

# Table 13.List of componentsSee Figure 2 for component layout.

Component	Description	Value	Remarks		
C1, C2, C3, C4, C10, C11, C12	multilayer ceramic chip capacitor	11 pF [1]	ATC 600F		
C9	multilayer ceramic chip capacitor	5.1 pF [1]	ATC 600F		
C6, C8, C13, C15	multilayer ceramic chip capacitor	1 μF, 50 V [2]	Murata		
C5, C7, C14, C16	multilayer ceramic chip capacitor	10 μF, 50 V [2]	Murata		
C17, C18	electrolytic capacitor	470 μF, 50 V			
R1, R2	SMD resistor	9.1 Ω	SMD 0805		
R3	SMD resistor	50 Ω	SMD 0805		


[1] American Technical Ceramics type 600F or capacitor of same quality


[2] Murata or capacitor of same quality

Power LDMOS transistor



### 7.6.1 CW






### 7.6.2 Pulsed CW

All information provided in this document is subject to legal disclaimers.


**Power LDMOS transistor** 



### 7.6.3 1-Carrier W-CDMA

**Power LDMOS transistor** 





**Power LDMOS transistor** 

## 8. Package outline




Fig 11. Package outline SOT1275-1

All information provided in this document is subject to legal disclaimers.

# 9. Handling information

### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

# **10. Abbreviations**

Table 14. Abbreviations		
Acronym	Description	
3GPP	3rd Generation Partnership Project	
CCDF	Complementary Cumulative Distribution Function	
CW	Continuous Wave	
DPCH	Dedicated Physical CHannel	
ESD	ElectroStatic Discharge	
LDMOS	Laterally Diffused Metal-Oxide Semiconductor	
LTE	Long Term Evolution	
MTF	Median Time to Failure	
PAR	Peak-to-Average Ratio	
SMD	Surface Mounted Device	
VBW	Video BandWidth	
VSWR	Voltage Standing Wave Ratio	
W-CDMA	Wideband Code Division Multiple Access	

## **11. Revision history**

### Table 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
BLC8G27LS-100AV v.2	20140929	Product data sheet	-	BLC8G27LS-100AV v.1	
Modifications:	• <u>Section 1.1 on page 1</u> : the frequency range has been changed.				
	<ul> <li><u>Table 1 on page 1</u>: value P<sub>L(AV)</sub> changed from 17 W to 18 W</li> </ul>				
	<ul> <li><u>Section 1.3 on page 1</u>: the frequency range has been changed.</li> </ul>				
	• <u>Table 5 on page 2</u> : table updated				
	<ul> <li><u>Section 6 on page 3</u>: section updated</li> </ul>				
	<u>Section 7 on page 4</u> : section added				
BLC8G27LS-100AV v.1	20140225	Objective data sheet	-	-	

## 12. Legal information

### 12.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

### Power LDMOS transistor

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 14. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 2
6	Characteristics 3
7	Test information 4
7.1	Ruggedness in Doherty operation 4
7.2	Impedance information
7.3	Recommended impedances for Doherty design 5
7.4	VBW in Doherty operation 5
7.5	Test circuit 6
7.6	Graphical data 7
7.6.1	CW 7
7.6.2	Pulsed CW 7
7.6.3	1-Carrier W-CDMA
7.6.4	2-Tone VBW 9
8	Package outline 10
9	Handling information 11
10	Abbreviations 11
11	Revision history 11
12	Legal information 12
12.1	Data sheet status 12
12.2	Definitions 12
12.3	Disclaimers
12.4	Trademarks 13
13	Contact information 13
14	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 September 2014 Document identifier: BLC8G27LS-100AV