

AP4527GN3

Preliminary




**Advanced Power
Electronics Corp.**



N AND P-CHANNEL ENHANCEMENT

MODE POWER MOSFET

- ▼ Bottom Exposed DFN
- ▼ Low On-resistance
- ▼ Lower Profile
- ▼ RoHS Compliant



N-CH	BV_{DSS}	20V
	$R_{DS(ON)}$	35m Ω
	I_D	4.7A
P-CH	BV_{DSS}	-20V
	$R_{DS(ON)}$	65m Ω
	I_D	-3.3A



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	20	-20	V
V_{GS}	Gate-Source Voltage	± 12	± 12	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current ³	4.7	-3.3	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current ³	3.8	-2.7	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	1.25		W
	Linear Derating Factor	0.01		W/ $^\circ C$
T_{STG}	Storage Temperature Range	-55 to 150		$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150		$^\circ C$

Thermal Data

Symbol	Parameter	Value	Unit
Rthj-a	Thermal Resistance Junction-ambient ³	Max. 100	$^\circ C/W$



N-CH Electrical Characteristics @T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	20	-	-	V
ΔBV _{DSS} /ΔT _j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =1mA	-	0.1	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =4.5V, I _D =3.5A	-	-	35	mΩ
		V _{GS} =2.5V, I _D =2A	-	-	52	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	0.3	-	1.2	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =3.5A	-	3.5	-	S
I _{DSS}	Drain-Source Leakage Current (T _j =25°C)	V _{DS} =20V, V _{GS} =0V	-	-	1	uA
	Drain-Source Leakage Current (T _j =70°C)	V _{DS} =16V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±12V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =3.5A	-	9.5	15	nC
Q _{gs}	Gate-Source Charge	V _{DS} =16V	-	1.2	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	4	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =10V	-	8	-	ns
t _r	Rise Time	I _D =1A	-	10	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	17	-	ns
t _f	Fall Time	R _D =10Ω	-	6	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	600	960	pF
C _{oss}	Output Capacitance	V _{DS} =15V	-	140	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	110	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.2A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time	I _S =3.5A, V _{GS} =0V,	-	20	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	14	-	nC



P-CH Electrical Characteristics @T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-20	-	-	V
ΔBV _{DSS} /ΔT _j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =-1mA	-	-0.1	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-4.5V, I _D =-2.5A	-	-	65	mΩ
		V _{GS} =-2.5V, I _D =-1.5A	-	-	100	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250uA	-0.3	-	-1.2	V
g _{fs}	Forward Transconductance	V _{DS} =-5V, I _D =-2.5A	-	2.5	-	S
I _{DSS}	Drain-Source Leakage Current (T _j =25°C)	V _{DS} =-20V, V _{GS} =0V	-	-	-1	uA
	Drain-Source Leakage Current (T _j =70°C)	V _{DS} =-16V, V _{GS} =0V	-	-	-10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±12V	-	-	±100	nA
Q _g	Total Gate Charge ²	I _D =-2.5A	-	10.7	17	nC
Q _{gs}	Gate-Source Charge	V _{DS} =-16V	-	1.8	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =-4.5V	-	4.7	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =-10V	-	9	-	ns
t _r	Rise Time	I _D =-1A	-	8	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =-10V	-	32	-	ns
t _f	Fall Time	R _D =10Ω	-	10	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	740	1180	pF
C _{oss}	Output Capacitance	V _{DS} =-15V	-	170	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	130	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{SD}	Forward On Voltage ²	I _S =-1.2A, V _{GS} =0V	-	-	-1.2	V
t _{rr}	Reverse Recovery Time	I _S =-2.5A, V _{GS} =0V,	-	28	-	ns
Q _{rr}	Reverse Recovery Charge	dI/dt=100A/μs	-	19	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width ≤300us , duty cycle ≤2%.
- 3.Surface mounted FR4 board, t ≤5s.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Circuit




Fig 12. Gate Charge Circuit




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Circuit




Fig 12. Gate Charge Circuit