



12N50K-MT

Power MOSFET

12A, 500V N-CHANNEL POWER MOSFET

DESCRIPTION



The UTC **12N50K-MT** is an N-channel mode power MOSFET using UTC's advanced technology to provide customers with planar stripe and DMOS technology. This technology allows a minimum on-state resistance and superior switching performance. It also can withstand high energy pulse in the avalanche and commutation mode.

The UTC **12N50K-MT** is generally applied in high efficiency switch mode power supplies, active power factor correction and electronic lamp ballasts based on half bridge topology.

FEATURES

- * $R_{DS(ON)} < 0.52 \Omega @ V_{GS} = 10 V, I_D = 6 A$
- * High Switching Speed
- * 100% Avalanche Tested

SYMBOL




ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
12N50KL-TF2-T	12N50KG-TF2-T	TO-220F2	G	D	S	Tube

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>12N50KL-TF2-T</p> <p>(1)Packing Type (2)Package Type (3)Green Package</p>	<p>(1) T: Tube (2) TF2: TO-220F2 (3) L: Lead Free, G: Halogen Free and Lead Free</p>
--	--

MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_C=25^\circ\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V_{DSS}	500	V
Gate-Source Voltage		V_{GSS}	± 30	V
Drain Current	Continuous ($T_C=25^\circ\text{C}$)	I_D	12 (Note 2)	A
	Pulsed (Note 3)	I_{DM}	48 (Note 2)	A
Avalanche Current (Note 3)		I_{AR}	12	A
Avalanche Energy	Single Pulsed (Note 4)	E_{AS}	600	mJ
	Repetitive (Note 5)	E_{AR}	19.5	mJ
Peak Diode Recovery dv/dt (Note 5)		dv/dt	4.5	V/ns
Power Dissipation		P_D	54	W
Derate above 25°C			0.43	W/ $^\circ\text{C}$
Junction Temperature		T_J	+150	$^\circ\text{C}$
Storage Temperature		T_{STG}	-55~+150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Drain current limited by maximum junction temperature
3. Repetitive Rating: Pulse width limited by maximum junction temperature
4. $L = 8.33\text{mH}$, $I_{AS} = 12\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
5. $I_{SD} \leq 12\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C}/\text{W}$
Junction to Case	θ_{JC}	2.31	$^\circ\text{C}/\text{W}$

■ ELECTRICAL CHARACTERISTICS ($T_C=25^\circ\text{C}$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	500			V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=500\text{V}$, $V_{GS}=0\text{V}$			10	μA
Gate- Source Leakage Current	I_{GSS}	Forward			+100	nA
		Reverse			-100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.0		4.0	V
Static Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10\text{V}$, $I_D=6\text{A}$		0.39	0.52	Ω
DYNAMIC PARAMETERS						
Input Capacitance	C_{ISS}	$V_{GS}=0\text{V}$, $V_{DS}=25\text{V}$, $f=1.0\text{MHz}$		850	1500	pF
Output Capacitance	C_{OSS}			160	210	pF
Reverse Transfer Capacitance	C_{RSS}			10	22	pF
SWITCHING PARAMETERS						
Total Gate Charge	Q_G	$V_{GS}=10\text{V}$, $V_{DS}=50\text{V}$, $I_D=1.3\text{A}$ (Note 1, 2)		36	45	nC
Gate to Source Charge	Q_{GS}			10		nC
Gate to Drain Charge	Q_{GD}			10		nC
Turn-ON Delay Time	$t_{D(ON)}$	$V_{DD}=30\text{V}$, $I_D=0.5\text{A}$, $R_G=25\Omega$ (Note 1, 2)		75	90	ns
Rise Time	t_R			125	150	ns
Turn-OFF Delay Time	$t_{D(OFF)}$			190	210	ns
Fall-Time	t_F			125	150	ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS						
Maximum Body-Diode Continuous Current	I_S				12	A
Maximum Body-Diode Pulsed Current	I_{SM}				48	A
Drain-Source Diode Forward Voltage	V_{SD}	$I_S=12\text{A}$, $V_{GS}=0\text{V}$			1.5	V

Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.


2. Essentially independent of operating temperature.

TEST CIRCUITS AND WAVEFORMS


Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit




Resistive Switching Waveforms



Unclamped Inductive Switching Test Circuit







Unclamped Inductive Switching Waveforms







■ TEST CIRCUITS AND WAVEFORMS(Cont.)

Peak Diode Recovery dv/dt Test Circuit & Waveforms



TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.