

DATASHEET

Description

The 9DBU0541 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated terminations for direct connection to 100Ω transmission lines. The device has 5 output enables for clock management, and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Fan-out Buffer (FOB)

Output Features

• 5 - 1-167MHz Low-Power (LP) HCSL DIF pairs $w/ZO=100\Omega$


Key Specifications

- DIF additive cycle-to-cycle jitter <5ps
- DIF output-to-output skew <60ps
- DIF additive phase jitter is <300fs rms for PCIe Gen3
- DIF additive phase jitter <350s rms for SGMII

Features/Benefits

- Integrated terminations; save 20 resistors compared to standard HCSL outputs
- 35mW typical power consumption; eliminates thermal concerns
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- SMBus-selectable features; optimize signal integrity to application
 - slew rate for each output
 - differential output amplitude
- Device contains default configuration; SMBus interface not required for device contro
- 3.3V tolerant SMBus interface works with legacy controllers
- · Selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 32-pin 5x5mm VFQFPN; minimal board


Block Diagram



1



Pin Configuration



32-pin VFQFPN, 5x5 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor
^v prefix indicates internal 120KOhm pull up AND pull down resistor
(biased to VDD/2)
v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	M	1101100	X
OKI WKOD_I D#	1	1101101	X

Power Management Table

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	DIFx			
OKI WKOD_I D#	OLK_III	OEx bit	OLX#1III	True O/P	Comp. O/P		
0	X	Х	X	Low	Low		
1	Running	0	X	Low	Low		
1	Running	1	0	Running	Running		
1	Running	1	1	Low	Low		

Power Connections

Pin Numb	er	Description			
VDD	GND				
4	7	Input receiver analog			
9	8	Digital Power			
16, 21, 25	15,20,26,30	DIF outputs			

Note: epad on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.




Pin Descriptions


Pin#	Pin Name	Type	Pin Description
4		INI	Active low input for enabling DIF pair 4. This pin has an internal pull-down.
1	vOE4#	IN	1 =disable outputs, 0 = enable outputs
2	DIF4	OUT	Differential true clock output
	DIF4#	OUT	Differential Complementary clock output
4	VDDR1.5	PWR	1.5V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
5	CLK_IN	IN	True Input for differential reference clock.
	CLK_IN#	IN	Complementary Input for differential reference clock.
	GNDR	GND	Analog Ground pin for the differential input (receiver)
	GNDDIG	GND	Ground pin for digital circuitry
	VDDDIG1.5	PWR	1.5V digital power (dirty power)
	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
			Active low input for enabling DIF pair 0. This pin has an internal pull-down.
12	vOE0#	IN	1 =disable outputs, 0 = enable outputs
13	DIF0	OUT	Differential true clock output
	DIF0#	OUT	Differential Complementary clock output
	GND	GND	Ground pin.
	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
			Active low input for enabling DIF pair 1. This pin has an internal pull-down.
17	vOE1#	IN	1 =disable outputs, 0 = enable outputs
18	DIF1	OUT	Differential true clock output
	DIF1#	OUT	Differential Complementary clock output
	GNDA	GND	Ground pin for the PLL core.
	VDDA1.5	PWR	1.5V power for the PLL core.
	DIF2	OUT	Differential true clock output
	DIF2#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 2. This pin has an internal pull-down.
24	vOE2#	IN	1 =disable outputs, 0 = enable outputs
25	VDDO1.5	PWR	Power supply for outputs, nominally 1.5V.
	GND	GND	Ground pin.
	DIF3	OUT	Differential true clock output
	DIF3#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 3. This pin has an internal pull-down.
29	vOE3#	IN	1 =disable outputs, 0 = enable outputs
30	GND	GND	Ground pin.
- 00	<u> </u>	6.10	Input notifies device to sample latched inputs and start up on first high assertion.
31	^CKPWRGD_PD#	IN	Low enters Power Down Mode, subsequent high assertions exit Power Down Mode.
	014 W1405_1 5#		This pin has internal pull-up resistor.
32	^SADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
33	EPAD	GND	Connect ePAD to ground.



Test Loads



Driving LVDS



Driving LVDS inputs

	,	Value	
	Receiver has Receiver does not		
Component	termination	have termination	Note
R7a, R7b	10K ohm	140 ohm	
R8a, R8b	5.6K ohm	75 ohm	
Cc	0.1 uF	0.1 uF	
Vcm	1.2 volts	1.2 volts	



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0541. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Applies to VDD, VDDA and VDDIO	-0.5		2	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMR} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

THE PAINT OF THE PER STANDING TO THE PER STAND		peranen contament, coe reet Leade for Leading con					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	200		725	mV	1
Input Swing - DIF_IN	V_{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

² Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TA = TAMB, Supply Voltages	per nonnar e	peration conditions, see rest Loads for Loading Cor	iditions				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
Ambient Operating	T _{AMB}	Commmercial range	0	25	70	°C	1
Temperature	I AMB	Industrial range	-40	25	85	°C	1
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DD}		0.6 V _{DD}	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = VDD$	-5		5	uA	
Input Current		Single-ended inputs					
input Current	I_{INP}	$V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors	-200		200	uA	
		V _{IN} = VDD; Inputs with internal pull-down resistors					
Input Frequency	F _{in}		1		167	MHz	2
Pin Inductance	L_{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1,5
	C _{OUT}	Output pin capacitance			6	pF	1
Olly Otabilization		From V _{DD} Power-Up and after input clock			4		4.0
Clk Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation	f _{MODINPCle}	Allowable Frequency for PCIe Applications	30		33	kHz	
Frequency PCIe	MODINPCIe	(Triangular Modulation)	30		33	KIIZ	
Input SS Modulation	f _{MODIN}	Allowable Frequency for non-PCle Applications	0		66	kHz	
Frequency non-PCle	WODIN	(Triangular Modulation)					
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2
SMBus Input Low Voltage	V _{ILSMB}	Thos time of single shada dentier inputs			0.6	V	
SMBus Input High Voltage	VILSMB	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$	2.1		3.3	V	4
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}	2.1		0.4	V	
SMBus Sink Current		@ V _{OL}	4		0.4	mA	
Nominal Bus Voltage	I _{PULLUP}	Bus Voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	V _{DDSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)	1.420		1000		1
	t _{RSMB}					ns	
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	6
	haraatarizat	ion, not 100% tosted in production					

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV

 $^{^{4}}$ For $V_{DDSMB} < 3.3V$, $V_{IHSMB} >= 0.8xV_{DDSMB}$

⁵DIF_IN input

⁶The differential input clock must be running for the SMBus to be active



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AIVID7 - 1-1- 7	·						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1	2.4	3.5	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting	0.7	1.7	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9	20	%	1,2,4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V_{LOW}	averaging on)		26	150	""	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22		1110	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		11	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	I _{DDR}	VDDR @100MHz		1.9	3	mA	
Operating Supply Current	I _{DDDIG}	VDDIG, All outputs @100MHz		0.1	0.5	mA	
	I _{DDAO}	VDDA+VDDO, All outputs @100MHz		20	25	mA	
	I _{DDRPD}	VDDR, CKPWRGD_PD# = 0		0.001	0.3	mA	2
	I _{DDDIGPD}	VDDDIG, CKPWRGD_PD# = 0		0.1	0.2	mA	2
Powerdown Current	I _{DDAOPD}	$VDDA+VDDO$, CKPWRGD_PD# = 0		0.5	1	mA	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

ANID								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
Duty Cycle Distortion	t _{DCD}	Measured differentially, @100MHz	-1	-0.2	0.5	%	1,3	
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	2400	2862	3700	ps	1	
Skew, Output to Output	t _{sk3}	V _T = 50%		30	50	ps	1,4	
Jitter, Cycle to cycle	t _{jcy c-cy c}	Additive Jitter in Bypass Mode		0.1	5	ps	1,2	

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{AMB}; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
		PCIe Gen 2 Lo Band		0.1	0.4	N/A	ps	1,2,3,4,
		10kHz < f < 1.5MHz		0.1	0.4	IN/A	(rms)	5
	T _{jphPCleG2}	PCIe Gen 2 High Band		0.1	0.7	N/A	ps	1,2,3,4
		1.5MHz < f < Nyquist (50MHz)		0.1	0.7	IN/A	(rms)	1,2,3,4
Additive Phase Jitter.	t	PCIe Gen 3		0.1	0.3	N/A	ps	1,2,3,4
Bypass Mode	t _{jphPCleG3}	(PLL BW of 2-4MHz, CDR = 10MHz)		0.1	0.5	IV/A	(rms)	1,2,0,4
Буразз Моче		125MHz, 1.5MHz to 10MHz, -20dB/decade					fs	
	t _{jphSGMIIM0}	rollover < 1.5MHz, -40db/decade rolloff >		200	250	N/A	(rms)	1,6
		10MHz					(11113)	
		125MHz, 12kHz to 20MHz, -20dB/decade					fo	
	t _{iphSGMIIM1}	rollover < 1.5MHz, -40db/decade rolloff >		313	350	N/A	fs (rms)	1,6
		10MHz						

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.


⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGV0831 or equivalent

⁶ Rohde&Schwarz SMA100



Additive Phase Jitter Plot: 125M (12kHz to 20MHz)





General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation							
Controll	er (Host)		IDT (Slave/Receiver)					
Т	starT bit							
Slave A	Address							
WR	WRite							
			ACK					
Beginning	g Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnin	g Byte N							
			ACK					
0		×						
0		X Byte	0					
0		Ō	0					
			0					
Byte N	+ X - 1							
			ACK					
Р	stoP bit							

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
	•		Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		ē	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						



Byte 0	Name	Control Function		0	1	Default		
Bit 7	Reserved							
Bit 6	DIF OE3	DIF OE3 Output Enable RW Low/Low Enabled						
Bit 5	DIF OE2	DIF OE2 Output Enable			Enabled	1		
Bit 4		Reserved				1		
Bit 3	DIF OE1	Output Enable	RW	Low/Low	Enabled	1		
Bit 2		Reserved				1		
Bit 1	DIF OE0	Output Enable	RW	Low/Low	Enabled	1		
Bit 0		Reserved				1		

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved				0	
Bit 6		Reserved				1	
Bit 5	DIF OE4	Output Enable	RW	Low/Low	Enabled	1	
Bit 4	Reserved						
Bit 3		Reserved				1	
Bit 2		Reserved				1	
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1	
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0	

^{1.} A low on the DIF OE bit will overide the OE# pin and force the differential output Low/Low

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved				1	
Bit 6	SLEWRATESEL DIF3 Slew Rate Selection RW Slow Setting Fast Settir				Fast Setting	1	
Bit 5	SLEWRATESEL DIF2	EWRATESEL DIF2 Slew Rate Selection			Fast Setting	1	
Bit 4		Reserved				1	
Bit 3	SLEWRATESEL DIF1	Slew Rate Selection	RW	Slow Setting	Fast Setting	1	
Bit 2	Reserved						
Bit 1	Slow Setting	Fast Setting	RW	Slow Setting	Fast Setting	1	
Bit 0		Reserved				1	

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Control Function	Туре	0	1	Default			
Bit 7	Reserved								
Bit 6		Reserved				1			
Bit 5		Reserved				0			
Bit 4	Reserved								
Bit 3	Reserved								
Bit 2	Reserved								
Bit 1	Reserved								
Bit 0	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1			

Note: See "DIF 0.7V Low-Power HCSL Outputs" table for slew rates.

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default	
Bit 7	RID3		R				
Bit 6	RID2	Revision ID	R	A rev = 0000		0	
Bit 5	RID1		R			0	
Bit 4	RID0		R		0		
Bit 3	VID3		R			0	
Bit 2	VID2	VENDOR ID	R	0001 =	IDT/ICS	0	
Bit 1	VID1	VENDOR ID	R	0001 = 101/103		0	
Bit 0	VID0		R			1	

SMBus Table: Device Type/Device ID


Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx,	01 = DBx,	1
Bit 6	Device Type0	Device Type	R	10 = DMx, $11 = DBx w/oPLL$		1
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000101 bina	ny or 05 boy	0
Bit 2	Device ID2	Device ID	R	000 TO F DITIA	ly or oo nex	1
Bit 1	Device ID1		R			0
Bit 0	Device ID0		R			1

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default		
Bit 7	Reserved							
Bit 6	Reserved							
Bit 5	Reserved							
Bit 4	BC4		RW			0		
Bit 3	BC3		RW	Writing to this regist	er will configure how	1		
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0		
Bit 1	BC1		RW	= 8 b	ytes.	0		
Bit 0	BC0		RW			0		



Marking Diagrams





Notes:

- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.


Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		42	°C/W	1
	θ _{Jb} Junction to Base			2.4	°C/W	1
Thermal Resistance	θ_{JA0}	Junction to Air, still air	NLG32	39	°C/W	1
memai nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	INLUSZ	33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ePad soldered to board



Package Outline and Package Dimensions (NLG32) - use EAPD Option P1





Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0541AKLF	Trays	32-pin VFQFPN	0 to +70° C
9DBU0541AKLFT	Tape and Reel	32-pin VFQFPN	0 to +70° C
9DBU0541AKILF	Trays	32-pin VFQFPN	-40 to +85° C
9DBU0541AKILFT	Tape and Reel	32-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Rev.	Initiator	Issue Date	Description	Page #
Α	RDW	7/15/2014	Final update and release - front page and electrical tables.	Various
В	RDW	7/24/2014	1. Removed VDDIO reference in the Electrical Characteristics - Input/Supply/Common Parameters and Absolute Maximum Ratings tables. This power rail does not exist on this device. The pinout and the pin descriptions are correct.	6
С	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values, and footnotes.	6
D	RDW	4/22/2015	Updated Key Specifications to be consistent acrosss the family. Updated pin out and pin descriptions to show ePad on package connected to ground. Updated Clock Input Parameters table to be consistent with PCIe Vswing parameter. Add note about epad to Power Connections table.	1-3,5

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com

Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.