MMN4184

65536-BIT DYNAMIC RANDOM ACCESS MEMORY

GENERAL DESCRIPTION

The MMN 4164 is a MOS dynamic random access memory circuit organized as 65536 words by 1 bit. The use of dynamic circuitry throughout, including the 512 sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or internal and external operating margins.

Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between dynamic RAM generations.

Multiplexed address inputs permits the MMN4164 to be packaged in a standard 16-pin DIP with only 15 pins required for basic functionality.

pins required for basic functionality.

The output of the MMN4164 can be held valid indefinitely by holding CAS active low. This is quite useful since a refresh cycle can be performed while holding data valid from a previou cycle.


FEATURES

- single +5 V (+/-10%) supply operation
- on chip substrate bias generator for optimum performance
- low power 300 mW active max 28 mW standby max
- 150 ns access time, 270 ns cycle time (MMN 4164.1)
- 200 ns access time, 330 ns cycle time (MMN 4164.2, 3)
- 250 ns access time, 410 ns cycle time (MMN 4164.4)
- indefinite Dout hold using CAS/control
- common I/O capability using "early write"
- Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- all inputs TTL compatible, low capacitance, and protected against static charge
- 128 refresh cycles (2 mS)

ABSOLUTE MAXIMUM PATINGS

V _{CC}	Supply voltage relative to V _{SS}	-0.5	V	to	+7.0	V
V_{i},V_{O}	Voltage on anyl/O terminal	-2.0			+7.0	•
TA	Operating temperature	0	C	to	+70	Ċ
T_s	Storage temperature (plastic)	-55	C	to	+125	Ċ
Ts	Storage temperature (ceramic)				+150	-
P_{tot}	Total power dissipation		w			_

CONNECTION DIAGRAM



PIN FUNCTIONS

AOA7	Address inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WRITE	Read Write Input
Vcc	Power (+5 V)
Vss	Ground

RECOMMENDED DC OPERATING CONDITIONS $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

		MM	N 4164	1,2	MMN 4164.1, 3, 4 -			1.10.11	
	PARAMETER		TYP	MAX	MIN	TYP	MAX	UNIT	NOTES
V _{CC} Si	upply voltage	4,5	5,0	5,5	4.75	5,0	5,25	V	1
- 00	put high (logic 1) voltage	2,4		5,5	2,4		5,25	V	1
" "	put low (logic O) voltage왕)	-0,3		0.8	-O,3		0,8	٧	1

[%]) Input low voltage may reach -2V for a time period shorter than 40 ns.

DC ELECTRICAL CHARACTERISTICS ($T_A = 0$ to 70° C, $V_{CC} = 5.0 \text{ V } \pm 5\%$ or 10% depending on type specified above)

PARAMETER			LUE	1.16.00	NOTES	
Late for the control of the control	CONDITIONS	MIN	MAX	UNIT		
Operating current (RAS - CAS cycle)	t _{RLRL} = t _{RLRL} min T = 25°C		55	mA	5	
Standby current	RAS = V _{th} DO = High Z	_	5	mA	5	
Input leakage	V, = 0Vcc	-10	10	μΑ		
Output leakage	$V_0 = 0V_{CC}$ $DO = High Z$ $\overline{RAS} \overline{CAS} = V_{ih}$	-10	10	μΔ		
Output high (logic 1) voltage	$I_0 = -4 \text{ mA}$	2,4	_	٧		
Output low (logic O) voltage	I ₀ = 4 mA	_	0.4	٧		
	(RAS - CAS cycle) Standby current Input leakage Output leakage Output high (logic 1) voltage	$ \begin{array}{lll} \text{(RAS - CAS cycle)} & \text{T} = 25 ^{\circ}\text{C} \\ \text{Standby current} & \text{RAS} = \text{V}_{\text{ih}} \\ \text{DO} = \text{High Z} \\ \\ \text{Input leakage} & \text{V}_{\text{i}} = \text{OVcc} \\ \\ \text{Output leakage} & \text{Vo} = \text{OVcc} \\ \\ \text{DO} = \text{High Z} \\ \\ \text{RAS} & \text{CAS} = \text{V}_{\text{ih}} \\ \\ \text{Output high (logic 1) voltage} & \text{I}_{\text{O}} = -4 \text{ mA} \\ \\ \end{array} $	$ \begin{array}{c cccc} (\text{RAS} - \text{CAS cycle}) & T = 25^{\circ}\text{C} \\ \hline \text{Standby current} & \text{RAS} & = \text{V}_{\text{ih}} & -\\ DO & = \text{High Z} \\ \hline \\ \text{Input leakage} & \text{V}_{\text{i}} = 0\text{Vcc} & -10 \\ \hline \text{Output leakage} & \text{Vo} & = 0\text{Vcc} & -10 \\ \hline \\ DO & = \text{High Z} & \\ \hline \\ \text{RAS} & \overline{\text{CAS}} & = \text{V}_{\text{ih}} \\ \hline \\ \hline \\ \text{Output high (logic 1) voltage} & \text{I}_0 = -4 \text{ mA} & 2.4 \\ \hline \end{array} $	$ \begin{array}{c cccc} (\text{RAS} - \text{CAS cycle}) & T = 25^{\circ}\text{C} \\ \hline \text{Standby current} & \text{RAS} = \text{V}_{\text{ih}} & - & 5 \\ \hline DO = \text{High Z} & - & 10 \\ \hline \text{Input leakage} & \text{V}_{\text{i}} = \text{0Vcc} & -10 & 10 \\ \hline \text{Output leakage} & \text{Vo} = \text{0Vcc} & -10 & 10 \\ \hline DO = \text{High Z} & - & 10 \\ \hline \text{RAS} & \text{CAS} = \text{V}_{\text{ih}} \\ \hline \text{Output high (logic 1) voltage} & \text{I}_0 = -4 \text{ mA} & 2.4 & - \\ \hline \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(NOTES 3, 4, 5, 15)

(T_A = 0 to 70°C, $V_{\rm CC}$ = 5.0 V +/- 5% or 10% depending on type)

	DAGAMETED.		MMN 41641 MMN 4164.2. 3				MMN 4164.4		NOTES
PARAMETER		min.	max.	min.	max.	min.	max.	ONL	NOTES
t _{RLRL}	Random read or write cycle time	270		330		410	_	ns	6,7
t _{ALAL}	Read modify write cycle time	300		375		445		ns	6.7
t _{ioniou}	Page mode cycle time	170		500		280	+	ns	6,7
t _{ACOV}	Access time from RAS		150		500		250	กร	7,8
t _{CLOV}	Access time from CAS	~	100		110	_	150	ns	7,9
t _{DHOX}	Output buffer turn-off delay	*****	50		50		50	กร	10
t _{red}	Transition time (rise and fall)	3	50	3	50	3	50	ns	5
tome	RAS precharge time	100	-	120		150		กร	
t _{raction}	RAS pulse width	150	10000	500	10000	250	10000	ns	
t _{CLRH}	RAS hold time	100		110		150	,	ns	
L _{RECOM}	CAS hold time	150	_	500	an *** and **	250	-20-00	•ns	
t _{illile}	CAS pulse width	100	10000	110	10000	150	10000	ns	
taici	BAS to CAS/defay	25	50	45	90	75	100	ns	11

	PARAMETER	R MMN 4164.1 MMN 4164.2. 3MMN 4164.4				1164.4	T		
		min.	max.	min.	max.	min,	max.	UNIT	NOTES
t _{RHWL}	Read command hold time from RAS	0	_	О		0	-	ns	12
tzval	Row address set-up time	0		0	_	0		ns	<u> </u>
t _{RLZX}	Row address hold time	15		30	_	45		ns	
tsvcl	Column address set-up time	0	_	0		0		ns	·
t _{CLSX}	Column address hold time	45		45		60		ns	
t _{ALSX}	Column address hold time from RAS	95	_	135		160	_	ns	
twhcl	Read command set-up time	0		0	-	0		ns	
t _{CHWL}	Read command hold time from CAS	0		0		0		ns	12
t _{CLWH}	Write command hold time	45		40		50		ns	
^t RLWH	Write command hold time from RAS	95	_	130		155	******	ns	
twewh	Write command pulse width	45	_	45	·	50	<u> </u>	ns	
t _{WLRH}	Write command to RAS lead time	60		50		60	_	ns	
t _{WLCH} .	Write command to CAS lead time	60	_	50·		60	_	ns	
t _{IVCL}	Data-in set-up time from CAS	0	_	0		0	_	ns	13
t _{IVWL}	Data-in set-up time from WE	0	_	0	<u></u>	0	-	ns	13
t _{CLIX}	Data-in hold time	45		45		60		ns	13
t _{ALIX}	Data-in hold time from RAS	95	-	135	_	160		ns	
t _{CHCL}	CAS precharge time for page mode only	60		80		120		ns	
t _{REF}	Refresh period	_	5	_	5	_	2	ms	
t _{WLCL}	Write command set-up time	0		0	_	0		ns	14
t _{CLWL}	CAS to WE delay	70	_	85		120		ns	14
t _{RLWL}	RAS to WE delay	120	_	175		550	_	ns	14
t _{CHCI}	CAS precharge time	25	_	45	<u> </u>	90	_	ns	

1 All voltages referenced to V_{SS}.

4. AC characteristics assume $t_1 = 5$ ns.

7. Load = 2 TTL loads and 100 pF.

^{2.} I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

^{3.} An initial pause of 100 μs is required after power-up followed by 8 RAS cycles before proper device operation is achieved.

^{5.} VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

^{6.} The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq $T_A \leq$ 70°C) is assured.

^{8.} Assumes that $t_{RLCL} \le t_{RLCL}$ (max). If t_{RLCL} is greater than the maximum recommended value shown in this table, t_{RLOV} will increase by the amount that t_{RLCL} exceeds the value shown. 9. Assumes that $t_{RLOV} \ge t_{RLCL}$ (Max). 10. t_{CHOX} max defines the time at which the output achieves the open circuit condition and is not referenced to t_{RLOV} .

renced to VOH or VOL

- 11. Operation within the tale (max) limit insures that taley (max) can be met tale (max) is specified as a reference point only is talcu is greater than the specified talov (max) limit, then access is controlled exclusively by tcLov-
- 12. Either tahwi or tohwi must be satisfied for a read cycle.
- 13. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read modify write cycles.
- 14. tw.c., tc.w. and tRLWL are restrictive operating parameters in READ/WRITE and READ/MODIFY/ WRITE cycles only if $t_{WLCL} \ge t_{WLCL}$ (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{CLWL} \ge t_{CLWL}$ (min) and $t_{RLWL} \ge t_{RLWL}$ [min) the cycle is a READ/WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until CAS goes back to VIH) is indeterminate.

15. The transition time specification applies for all inputs signals. In addition to meeting the transition rate specification all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

OPERATION

The 16 address bits required to decode 1 of 65.536 cell locations within the MMN4164 are multiplexed onto the B address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock. Row Address Strobe (RAS), latches the 8 row addresses into the chip.

The high-to-low transition of the second clock, Column Address Strobe (CAS), subsequently latches the B column addresses into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical timing path for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. The 'gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

The "gated CAS" feature permits CAS to be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called tech (min) and tech (max). No data storage or reading errors will result if CAS is applied to the MMN4164 at a point in time beyond the tech (max) limit. However, access time will then be determined exclusively by the access time from CAS (t_{CAS}) rather than from RAS (t_{RAS}), and RAS acces time will be lengthened by the amount that t_{RCD} exceeds the t_{RCD} (max) limit,

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The latter of WRITE or CAS to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WAITE input is brought low (active) prior to CAS being brought low (active), the DIN is strobed by CAS, and the Input Data set-up and hold times are referenced to CAS. If the input data is not available at CAS time flate write) or if it is desired that the cycle be a readwrite or read-modify-write cycle the WRITE signal should be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which both the RAS and CAS are low (active) Data read from the selected cell is available at the output port within the specified access time. The output data is the same polarity (not inverted) as the input data

DATA GUTPUT CONTROL

The normal condition of the Data Output (Doin) of the MMN4164 is the high impedance lopen-circuit state, any time CAS is high (inactive) the Dout pin will be floating. Once the output data port has gone active it will remain valid until CAS is taken to the precharge (inactive high) state. Note that CAS can be left active (low) indefinitely. This permits either RAS-only or RFSH refresh cycles to occur without invaliding D_{OUT}.

PAGE MODE OPERATION

The Page Mode feature of the MMN 4164 allows for succesive memory operations at multiple column locations within the same row address. This is done by strobing the row address into the chip and maintaining the RAS signal low (active) throughout all successive memory cycles in which the row address is common. The first access within a page mode operation will be available at t_{RAC} or t_{CAC} time whichever is the limiting parameter. However, all successive accesses within the page mode operation will be available at t_{QAC} time (referenced to CAS). With the MMN 4164 this results in as much as a 50% improvement in access times. Effective memory cycle times are also reduced when using page mode.

The page mode boundary of a single MMN 4164 is limited to the 256 column locations determined by all combinations of the 8 column address bits. Operations within the page boundary need not be sequentially addressed and any combination of read write and read modify-write cycles are permitted within the page mode operation.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2ms interval Although any normal memory cycle will perform the required refreshing this function is easily accomplished by using either RAS-only or RFSH type refreshing.


RAS-ONLY REFRESH

The RAS-only refresh cycle supported by the MMN


4164 requires that a 7 bit refresh address be valid at the device address inputs when RAS goes low factive). The state of the output data port during a RAS-only refresh is controlled by CAS. If CAS is high (inactive) during the entire time that RAS is asserted, the output will remain in the high impedance state. If CAS is low (active) the entire time that RAS

is asserted, the output port will remain in the same state that it was prior to the issuance of the RAS signal. This is useful for single step operation. If CAS makes a low-to-high transition during the RAS-only refresh cycle, the output data buffer will assume the high impedance state.


READ CYCLE




WRITE CYCLE




PAGE MODE WRITE CYCLE




READ MODIFY WRITE CYCLE



PAGE MODE READ CYCLE



PAGE MODE READ MODIFY-WRITE CYCLE



RAS-ONLY-REFRESH CYCLE

