STW65N65DM2AG

Automotive-grade N-channel 650 V, 0.042 Ω typ., 60 A Power MOSFET MDmesh™ DM2 in a TO-247 package

Datasheet - production data

TO-247

Figure 1: Internal schematic diagram

AM01476v1_no_tab

Features

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D	P_{TOT}
STW65N65DM2AG	650 V	0.05 Ω	60 A	446 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

- Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STW65N65DM2AG	65N65DM2	TO-247	Tube

www.st.com

Contents

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
I_D	Drain current (continuous) at T_{case} = 25 °C	60	A
	Drain current (continuous) at T_{case} = 100 °C	38	
I_{DM}[1]	Drain current (pulsed)	240	A
P_{TOT}	Total dissipation at T_{case} = 25 °C	446	W
dv/dt[2]	Peak diode recovery voltage slope	50	V/ns
dv/dt[3]	MOSFET dv/dt ruggedness	50	
T_{stg}	Storage temperature	-55 to 150	°C
T_j	Operating junction temperature		

Notes:

[1] Pulse width is limited by safe operating area.

[2] I_{SD} ≤ 60 A, di/dt=800 A/µs; V_{DS} peak < $V_{(BR)DSS}$, V_{DD} = 80% $V_{(BR)DSS}$.

[3] V_{DS} ≤ 520 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.28	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient	50	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive	8	A
E_{AS}[1]	Single pulse avalanche energy	1100	mJ

Notes:

[1] starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	650			V
I_{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 650 V			10	µA
		V_{GS} = 0 V, V_{DS} = 650 V, T_{case} = 125 °C			100	
I_{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±25 V			±5	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 250 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 30 A		0.042	0.05	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V	-	5500	-	pF
C_{oss}	Output capacitance		-	210	-	
C_{rss}	Reverse transfer capacitance		-	3	-	
$C_{oss\ eq.}$ [1]	Equivalent output capacitance	V_{DS} = 0 to 520 V, V_{GS} = 0 V	-	456	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz, I_D = 0 A	-	3.3	-	Ω
Q_g	Total gate charge	V_{DD} = 520 V, I_D = 60 A, V_{GS} = 10 V (see *Figure 15: "Gate charge test circuit"*)	-	120	-	nC
Q_{gs}	Gate-source charge		-	27	-	
Q_{gd}	Gate-drain charge		-	58	-	

Notes:

[1] $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 325 V, I_D = 30 A R_G = 4.7 Ω, V_{GS} = 10 V (see *Figure 14: "Switching times test circuit for resistive load"* and *Figure 19: "Switching time waveform"*)	-	33	-	ns
t_r	Rise time		-	13.5	-	
$t_{d(off)}$	Turn-off delay time		-	114	-	
t_f	Fall time		-	11.5	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		60	A
I_{SDM} [1]	Source-drain current (pulsed)		-		240	A
V_{SD} [2]	Forward on voltage	V_{GS} = 0 V, I_{SD} = 60 A	-		1.6	V
t_{rr}	Reverse recovery time	I_{SD} = 60 A, di/dt = 100 A/µs, V_{DD} = 60 V (see *Figure 16: "Test circuit for inductive load switching and diode recovery times"*)	-	154		ns
Q_{rr}	Reverse recovery charge		-	0.94		µC
I_{RRM}	Reverse recovery current		-	12.2		A
t_{rr}	Reverse recovery time	I_{SD} = 60 A, di/dt = 100 A/µs, V_{DD} = 60 V, T_j = 150 °C (see *Figure 16: "Test circuit for inductive load switching and diode recovery times"*)	-	288		ns
Q_{rr}	Reverse recovery charge		-	3.65		µC
I_{RRM}	Reverse recovery current		-	25.4		A

Notes:

[1] Pulse width is limited by safe operating area.

[2] Pulse test: pulse duration = 300 µs, duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area

Figure 3: Thermal impedance

Figure 4: Output characteristics

Figure 5: Transfer characteristics

Figure 6: Gate charge vs gate-source voltage

Figure 7: Static drain-source on-resistance

Figure 8: Capacitance variations

Figure 9: Normalized gate threshold voltage vs temperature


Figure 10: Normalized on-resistance vs temperature

Figure 11: Normalized V(BR)DSS vs temperature


Figure 12: Output capacitance stored energy

Figure 13: Source- drain diode forward characteristics

3 Test circuits

Figure 14: Switching times test circuit for resistive load

AM01468v1

Figure 15: Gate charge test circuit

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times

AM01470v1

Figure 17: Unclamped inductive load test circuit

AM01471v1

Figure 18: Unclamped inductive waveform

AM01472v1

Figure 19: Switching time waveform

AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information

Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim.	mm.		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
04-Aug-2015	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY