Power MOSFET

30 V, 2.1 m Ω , 143 A, Single N–Channel Logic Level, SO–8FL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS4C03NWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V_{DSS}	30	V	
Gate-to-Source Voltage	Gate-to-Source Voltage		V_{GS}	±20	V
Continuous Drain Current $R_{\theta JC}$ (Notes 1, 2, 3)	nt R _{θJC} (Notes 1, 2,		Ι _D	143	Α
Power Dissipation R _{θJC} (Notes 1, 2)	State	$T_C = 25^{\circ}C$	P _D	77	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2, 3)	Steady State	T _A = 25°C	I _D	31.4	Α
Power Dissipation R _{θJA} (Notes 1, 2)	State	T _A = 25°C	P _D	3.71	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	900	Α
Operating Junction and Storage Temperature		T _J , T _{stg}	-55 to 175	°C	
Source Current (Body Diode)		I _S	64	Α	
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 11 A)		E _{AS}	549	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	40	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
30 V	2.1 mΩ @ 10 V	4.40. A
30 V	2.8 mΩ @ 4.5 V	143 A



N-CHANNEL MOSFET



STYLE 1



4C03N = Specific Device Code for NVMFS4C03N

4C03WF= Specific Device Code of NVMFS4C03NWF

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NVMFS4C03NT1G	SO-8 FL (Pb-Free)	1500 / Tape & Reel
NVMFS4C03NT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel
NVMFS4C03NWFT1G	SO-8 FL (Pb-Free)	1500 / Tape & Reel
NVMFS4C03NWFT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				18.2		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V$	T _J = 25 °C			1	
		V _{DS} = 24 V	T _J = 125°C			μA	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{G}$	S = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		1.3		2.2	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				4.8		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		1.5	2.1	_
		V _{GS} = 4.5 V	I _D = 30 A		2.2	2.8	mΩ
Forward Transconductance	9FS	V _{DS} = 3 V, I _D = 30 A			136		S
Gate Resistance	R_{G}	T _A = 25 °C			1.0		Ω
CHARGES AND CAPACITANCES	•			•	•	•	•
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			3071		pF
Output Capacitance	C _{OSS}				1673		
Reverse Transfer Capacitance	C _{RSS}				67		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 30 A			20.8		nC
Threshold Gate Charge	Q _{G(TH)}				4.9		
Gate-to-Source Charge	Q _{GS}				8.5		
Gate-to-Drain Charge	Q_{GD}				4.7		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V},$ $I_D = 30 \text{ A}$			45.2		nC
SWITCHING CHARACTERISTICS (Note 5)					•	•	
Turn-On Delay Time	t _{d(ON)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A},$ $R_{G} = 3.0 \Omega$			14		- ns
Rise Time	t _r				32		
Turn-Off Delay Time	t _{d(OFF)}				27		
Fall Time	t _f				17		
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•	•	
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}.$	T _J = 25°C		0.75	1.1	,,,
		$V_{GS} = 0 V,$ $I_{S} = 10 A$	T _J = 125°C		0.6 V		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			47		ns
Charge Time	ta				23		
Discharge Time	t _b				24		
Reverse Recovery Charge	Q _{RR}				39		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS







Figure 3. On-Resistance vs. V_{GS}



-25 0 25 50 75 100 125 150 175
T_J, JUNCTION TEMPERATURE (°C)

Figure 5. On–Resistance Variation with
Temperature

Temperature

Temperature

10

0 5 10 15 20 25

V_{DS}, DRAIN–TO–SOURCE VOLTAGE (V)

Figure 6. Drain–to–Source Leakage Current vs. Voltage

Figure 4. On-Resistance vs. Drain Current and

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

V_{DS}, I




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 12. Thermal Impedance (Junction-to-Ambient)





Figure 13. Avalanche Characteristics

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative