
DESCRIPTION

The 8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output. The 8302I-01 has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The 8302I-01 is characterized at full 3.3V for input $V_{\rm pp}$, and mixed 3.3V and 2.5V for output operating supply modes (V_{DDO}). Guaranteed output and part-to-part skew characteristics make the 8302I-01 ideal for clock distribution applications demanding well defi ned performance and repeatability.


FEATURES

- Complementary LVCMOS / LVTTL output
- · LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- · Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core/2.5V output supply modes
- -40°C to 85°C ambient operating temperature
- Available in lead-free compliant package

BLOCK DIAGRAM



PIN ASSIGNMENTS



8302I-01 8-Lead SOIC 3.8mm x 4.8mm, x 1.47mm package body M Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 6	V _{DDO}	Power		Output supply pins.
2	V _{DD}	Power		Power supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C	Power Dissipation Capacitance	$V_{DD}, V_{DDO} = 3.465V$		22		pF
C _{PD}	(per output)	$V_{DD} = 3.465V, V_{DDO} = 2.625V$		16		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance		5	7	12	Ω



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5 V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ_{IA} 112.7°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Charac-teristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_{A} = -40^{\circ}\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{_{\mathrm{DD}}}$	Power Supply Voltage		3.135	3.3	3.465	V
V	Output Power Supply Voltage		3.135	3.3	3.465	V
V _{DDO} Output	Output Power Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				13	mA
I _{DDO}	Output Supply Current				4	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_{A} = -40^{\circ}\text{C}$ to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V _{OH} Output High Volta			$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$	2.6			V
	Output High Voltage		$V_{DDO} = 3.465, I_{OH} = -100 \mu A$	2.9			V
			$V_{DDO} = 2.625, 50\Omega \text{ to } V_{DDO}/2$	1.8			V
			$V_{DDO} = 2.625, I_{OH} = -100\mu A$	2.2			V
			$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$			0.5	V
V _{OL}	Outrout Law Valtage		$V_{DDO} = 3.465, I_{OL} = 100 \mu A$			0.2	V
	Output Low Voltage		$V_{DDO} = 2.625, 50\Omega \text{ to } V_{DDO}/2$			0.5	V
			$V_{DDO} = 2.625, I_{OL} = 100 \mu A$			0.2	V



Table 4A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.8		2.7	ns
tsk(o)	Output Skew; NOTE 2, 4				165	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				800	ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	300		800	ps
odo	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
odc	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{\rm DD}/2$ of the input to $V_{\rm DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
tp _{LH}	Propagation Delay, Low-to-High; NOTE 1		1.9		2.9	ns
tsk(o)	Output Skew; NOTE 2, 4				250	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
t_{R}/t_{F}	Output Rise/Fall Time	20% to 80%	100		850	ps
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at V_{DDO}/2.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




PARAMETER MEASUREMENT INFORMATION







3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT









PROPAGATION DELAY



OUTPUT SKEW



PART-TO-PART SKEW



OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



RELIABILITY INFORMATION

Table 5. $\theta_{\rm JA}{\rm vs.}$ Air Flow Table for 8 Lead SOIC

θJA by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


TRANSISTOR COUNT


The transistor count for 8302I-01 is: 322

Package Drawing

VIEW X

<u>--</u>↓--k X 45°





SUB-GROUP B1
1.95
0.35
0.49
1.27
5.80
6.30
0.40
0.635

2. WEIGHT ≤ 0.3 g 3. BODY MATERIAL LOW STRESS EPOXY

4. LEAD MATERIAL FeNi-ALLOY or Cu-ALLOY

5. LEAD FINISH SOLDER PLATING


Z-BENDS 6. LEAD FORM

DIMENSIONS OF	SUB-GROUP C1
A min	1.55
A1 min	0.10
A1 max	0.30
A2 min	1.40
A2 max	1.80
c min	0.15
c max	0.25
D min*	4.80
D max*	5.00
E min*	3.80
E max*	4.00
k min	0.33
0 max	0°
0 max	8°

* WITHOUT M	IOLD FLASH
-------------	------------

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX± ± XXX± XXXX±		₹	IDT™ ww.IDT.com	San Jose, PHONE: (4	er Creek Val CA 95138 08) 284-82) 284-3572	-
APPROVALS DRAWN RAC CHECKED	DATE 2/24/16	TITLE	DCG8 PACKAGE 150 mil SOP	OUTLIN	E	
CHECKED		SIZE	DRAWING No. PSC-40	068–	03	REV 00
		DO NO	T SCALE DRAWING		SHEET 1	OF 1

	8
	#
PIN 1 ID	
FIN I ID	- z -e-
	D———



DIMILIASIONS OF	300-01001 01
A min	1.55
A1 min	0.10
A1 max	0.30
A2 min	1.40
A2 max	1.80
c min	0.15
c max	0.25
D min*	4.80
D max*	5.00
E min*	3.80
E max*	4.00
k min	0.33
0 max	0°
θ max	8°



Ordering Information

Orderable Part Number	Marking	Package	Carrier Type	Temperature
8302AMI-01LF	302AI01L	3.8 x 4.8 x 1.47 mm 8-SOIC	Tube	-40° to +85°C
8302AMI-01LF	302AI01L	3.8 x 4.8 x 1.47 mm 8-SOIC	Tape and Reel	-40° to +85°C

Revision History

Revision Date	Description of Change
May 4, 2017	 Corrected and updated the Ordering Information Table. Updated package information. Updated datasheet header/footer.
March 9, 2016	 Features section - removed reference to leaded package Ordering Information table - removed quantity from tape and reel. Deleted LF note below table. Added Contact Page
July 29, 2010	 Updated datasheet header/footer with IDT logo from ICS logo. Ordering Information table - removed ICS prefix from Part/Order Number column. Added Contact Page.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales 1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales

Tech Support www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.