## N57M5114

## Product Preview <br> 32-tap Digital Potentiometer (POT)

## Description

The N57M5114 is a single digital POT designed as an electronic replacement for mechanical potentiometers and trim pots. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The N57M5114 contains a 32-tap series resistor array connected between two terminals $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, $\mathrm{R}_{\mathrm{W}}$. The wiper setting, stored in nonvolatile memory, is not lost when the device is powered down and is automatically reinstated when power is returned. The wiper can be adjusted to test new system values without affecting the stored setting. Wiper-control of the N57M5114 is accomplished with three input control pins, $\overline{\mathrm{CS}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{INC}}$. The $\overline{\mathrm{INC}}$ input increments the wiper in the direction which is determined by the logic state of the U/D input. The $\overline{\mathrm{CS}}$ input is used to select the device and also store the wiper position prior to power down.

The digital POT can be used as a three-terminal resistive divider or as a two-terminal variable resistor. Digital POTs bring variability and programmability to a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 32-position Linear Taper Potentiometer
- Non-volatile EEPROM Wiper Storage
- Low Standby Current
- Single Supply Operation: $2.5 \mathrm{~V}-6.0 \mathrm{~V}$
- Increment Up/Down Serial Interface
- Resistance Values: $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$
- Available in SOIC, TSSOP, MSOP and Space Saving $2 \times 3 \mathrm{~mm}$ TDFN Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


## Applications

- Automated Product Calibration
- Remote Control Adjustments
- Offset, Gain and Zero Control
- Tamper-proof Calibrations
- Contrast, Brightness and Volume Controls
- Motor Controls and Feedback Systems
- Programmable Analog Functions

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


## PIN CONFIGURATIONS



SOIC (V), MSOP (Z)

(Top Views)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

## DEVICE MARKING INFORMATION



Y = Production Year (Last Digit)
M = Production Month (1-9, O, N, D)
XXXX = Last Four Digits of Assembly Lot Number

$\mathrm{Y}=$ Production Year (Last Digit)
$\mathrm{M}=$ Production Month (1-9, O, N, D) $\mathrm{P}=$ Product Revision

$\mathrm{Y}=$ Production Year (last digit)
M = Production Month (1-9, O, N, D) XXX = Last Three Digits of Assembly Lot Number

TDFN

## Functional Diagram



Figure 1. General
Figure 2. Detailed

Figure 3. Electronic Potentiometer Implementation

Table 1. PIN DESCRIPTIONS

| Name | Function |
| :---: | :--- |
| $\overline{I N C}$ | Increment Control |
| $\mathrm{U} / \mathrm{D}$ | Up/Down Control |
| $\mathrm{R}_{\mathrm{H}}$ | Potentiometer High Terminal |
| GND | Ground |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Terminal |
| $\mathrm{R}_{\mathrm{L}}$ | Potentiometer Low Terminal |
| CS | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |

## Pin Function

## $\overline{\text { INC: Increment Control Input }}$

The $\overline{\mathrm{INC}}$ input moves the wiper in the up or down direction determined by the condition of the $U / \overline{\mathrm{D}}$ input.
U/ID: Up/Down Control Input
The $\mathrm{U} / \overline{\mathrm{D}}$ input controls the direction of the wiper movement. When in a high state and $\overline{\mathrm{CS}}$ is low, any high-to-low transition on $\overline{\mathrm{INC}}$ will cause the wiper to move one increment toward the $\mathrm{R}_{\mathrm{H}}$ terminal. When in a low state and $\overline{\mathrm{CS}}$ is low, any high-to-low transition on $\overline{\mathrm{INC}}$ will cause the wiper to move one increment towards the $\mathrm{R}_{\mathrm{L}}$ terminal.
$\mathbf{R}_{\mathbf{H}}$ : High End Potentiometer Terminal
$\mathrm{R}_{\mathrm{H}}$ is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the $\mathrm{R}_{\mathrm{L}}$ terminal. Voltage applied to the $\mathrm{R}_{\mathrm{H}}$ terminal cannot exceed the supply voltage, $\mathrm{V}_{\mathrm{CC}}$ or go below ground, GND.
$\mathbf{R}_{\mathbf{W}}$ : Wiper Potentiometer Terminal
$\mathrm{R}_{\mathrm{W}}$ is the wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, $\overline{\mathrm{INC}}$, $\mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$. Voltage applied to the $\mathrm{R}_{\mathrm{W}}$ terminal cannot exceed the supply voltage, $\mathrm{V}_{\mathrm{CC}}$ or go below ground, GND.
$\mathbf{R}_{\mathbf{L}}$ : Low End Potentiometer Terminal
$\mathrm{R}_{\mathrm{L}}$ is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less
than the $\mathrm{R}_{\mathrm{H}}$ terminal. Voltage applied to the $\mathrm{R}_{\mathrm{L}}$ terminal cannot exceed the supply voltage, $\mathrm{V}_{\mathrm{CC}}$ or go below ground, GND. $R_{L}$ and $R_{H}$ are electrically interchangeable.

## $\overline{\text { CS: }}$ : Chip Select

The chip select input is used to activate the control input of the N57M5114 and is active low. When in a high state, activity on the $\overline{\mathrm{INC}}$ and U/D inputs will not affect or change the position of the wiper.

## Device Operation

The N57M5114 operates like a digitally controlled potentiometer with $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ equivalent to the high and low terminals and $\mathrm{R}_{\mathrm{W}}$ equivalent to the mechanical potentiometer's wiper. There are 32 available tap positions including the resistor end points, $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$. There are 31 resistor elements connected in series between the $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ terminals. The wiper terminal is connected to one of the 32 taps and controlled by three inputs, $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$. These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the $\overline{\mathrm{INC}}$ and $\overline{\mathrm{CS}}$ inputs.

With $\overline{\mathrm{CS}}$ set LOW the N57M5114 is selected and will respond to the U/D and $\overline{\mathrm{INC}}$ inputs. HIGH to LOW transitions on $\overline{\mathrm{INC}}$ will increment or decrement the wiper (depending on the state of the $\mathrm{U} / \overline{\mathrm{D}}$ input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever $\overline{\mathrm{CS}}$ transitions HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. When the N57M5114 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With $\overline{\mathrm{INC}}$ set low, the N57M5114 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

Table 2. OPERATION MODES

| $\mathbf{I N C}$ | $\mathbf{C S}$ | $\mathbf{U / \overline { D }}$ | Operation |
| :---: | :---: | :---: | :---: |
| High to Low | Low | High | Wiper toward H |
| High to Low | Low | Low | Wiper toward L |
| High | Low to High | X | Store Wiper Position |
| Low | Low to High | X | No Store, Return to Standby |
| X | High | X | Standby |



Figure 4. Potentiometer Equivalent Circuit
Table 3. ABSOLUTE MAXIMUM RATINGS

| Parameters | Ratings | Units |
| :--- | :--- | :---: |
| Supply Voltage <br> $V_{\text {CC }}$ to GND | -0.5 to +7 | V |
| Inputs <br> $\overline{\mathrm{CS}}$ to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\overline{\mathrm{NNC}}$ to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| U/D to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| H to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| L to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| W to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Operating Ambient Temperature <br> Industrial ('l' suffix) | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Soldering (10 s max) | +300 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Test Method | Min | Typ | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ZAP }}$ (Note 1) | ESD Susceptibility | MIL-STD-883, Test Method 3015 | 2000 |  |  | V |
| $\mathrm{I}_{\text {LTH }}($ Notes 1, 2) | Latch-up | JEDEC Standard 17 | 100 |  |  | mA |
| $\mathrm{~T}_{\text {DR }}$ | Data Retention | MIL-STD-883, Test Method 1008 | 100 |  |  | Years |
| $\mathrm{N}_{\text {END }}$ | Endurance | MIL-STD-883, Test Method 1003 | $1,000,000$ |  |  | Stores |

[^0]Table 5. DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}\right.$ to +6 V unless otherwise specified)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Operating Voltage Range |  | 2.5 | - | 6.0 | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current (Increment) | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{W}}=0$ | - | - | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=6 \mathrm{~V}, \mathrm{f}=250 \mathrm{kHz}, \mathrm{I}_{\mathrm{w}}=0$ | - | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC2 }}$ | Supply Current (Write) | Programming, $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | - | - | 1000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | - | - | 500 | $\mu \mathrm{A}$ |
| ISB1 (Note 4) | Supply Current (Standby) | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \\ & \mathrm{U} / \overline{\mathrm{D}}, \mathrm{INC}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ | - | - | 1 | $\mu \mathrm{A}$ |

LOGIC INPUTS

| $\mathrm{I}_{\mathbf{I H}}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILL | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH} 2}$ | CMOS High Level Input Voltage | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL2 }}$ | CMOS Low Level Input Voltage |  | -0.3 | - | $\mathrm{V}_{\mathrm{CC}} \times 0.2$ | V |

POTENTIOMETER CHARACTERISTICS

| $\mathrm{R}_{\text {POT }}$ | Potentiometer Resistance | -10 Device |  | 10 |  | k $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -50 Device |  | 50 |  |  |
|  |  | -00 Device |  | 100 |  |  |
|  | Pot. Resistance Tolerance |  |  |  | $\pm 20$ | \% |
| $\mathrm{V}_{\text {RH }}$ | Voltage on $\mathrm{R}_{\mathrm{H}}$ pin |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {RL }}$ | Voltage on $\mathrm{R}_{\mathrm{L}}$ pin |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Resolution |  |  | 3.2 |  | \% |
| INL | Integral Linearity Error |  |  |  | 0.5 | LSB |
| DNL | Differential Linearity Error |  |  |  | 0.25 | LSB |
| $\mathrm{R}_{\mathrm{WI}}$ | Wiper Resistance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ |  | 70 | 200 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$ |  | 150 | 400 | $\Omega$ |
| IW | Wiper Current |  | -4.4 |  | 4.4 | mA |
| TC RPOT | TC of Pot Resistance |  |  | 300 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| TC RATIO | Ratiometric TC |  |  |  | 20 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{N}}$ | Noise | $100 \mathrm{kHz} / 1 \mathrm{kHz}$ |  | 8/24 |  | $\mathrm{nV} / \mathrm{VHz}$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitances |  |  | 8/8/25 |  | pF |
| $f \mathrm{c}$ | Frequency Response | Passive Attenuator, $10 \mathrm{k} \Omega$ |  | 1.7 |  | MHz |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
3. This parameter is tested initially and after a design or process change that affects the parameter.
4. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$.
5. $I_{W}=$ source or sink.
6. These parameters are periodically sampled and are not $100 \%$ tested.

Table 6. AC TEST CONDITIONS

| $\mathrm{V}_{\mathrm{CC}}$ Range | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V}$ |
| :--- | :---: |
| Input Pulse Levels | $0.2 \times \mathrm{V}_{\mathrm{CC}}$ to $0.7 \times \mathrm{V}_{\mathrm{CC}}$ |
| Input Rise and Fall Times | 10 ns |
| Input Reference Levels | $0.5 \times \mathrm{V}_{\mathrm{CC}}$ |

Table 7. AC OPERATING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}\right.$ to $+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Min | Typ (Note 7) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{Cl}}$ | $\overline{\mathrm{CS}}$ to INC Setup | 100 | - | - | ns |
| $t_{\text {d }}$ | U/D to INC Setup | 50 | - | - | ns |
| $\mathrm{t}_{\text {ID }}$ | U/D to INC Hold | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | INC LOW Period | 250 | - | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | INC HIGH Period | 250 | - | - | ns |
| $\mathrm{t}_{1 \mathrm{C}}$ | INC Inactive to CS Inactive | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CPH }}$ | $\overline{\text { CS }}$ Deselect Time (NO STORE) | 100 | - | - | ns |
| $\mathrm{t}_{\text {CPH }}$ | $\overline{\text { CS }}$ Deselect Time (STORE) | 10 | - | - | ms |
| tiw | INC to V ${ }_{\text {Out }}$ Change | - | 1 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CrC}}$ | INC Cycle Time | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ (Note 8) | INC Input Rise and Fall Time | - | - | 500 | $\mu \mathrm{s}$ |
| tpu (Note 8) | Power-up to Wiper Stable | - | - | 1 | ms |
| twr | Store Cycle | - | 5 | 10 | ms |

7. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
8. This parameter is periodically sampled and not $100 \%$ tested.
9. MI in the $\mathrm{A} . \mathrm{C}$. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.


Figure 5. A.C. Timing

## APPLICATIONS INFORMATION



Figure 6. Potentiometer Configuration

## Applications



Figure 7. Programmable Instrumentation Amplifier


Figure 8. Programmable Sq. Wave Oscillator (555)


Figure 9. Programmable Voltage Regulator


Figure 10. Programmable I to V Convertor


Figure 11. Programmable Bandpass Filter


Figure 12. Automatic Gain Control

Table 8. ORDERING INFORMATION

| Orderable Part Numbers | Resistance Values (k) | Package-Pin | Lead Finish | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| N57M5114WD10TG | 10 | SOIC-8 | NiPdAu | 100 Units / Rail |
| N57M5114WD50TG | 50 |  |  |  |
| N57M5114WD00TG | 100 |  |  |  |
| N57M5114VP2D10TG (Note 10) | 10 | TDFN-8$2 \times 3 \mathrm{~mm}$ | NiPdAu | 3000 / Tape \& Reel |
| N57M5114VP2D50TG | 50 |  |  |  |
| N57M5114VP2D00TG | 100 |  |  |  |
| N57M5114YD10TG | 10 | TSSOP-8 | NiPdAu | 3000 / Tape \& Reel |
| N57M5114YD50TG | 50 |  |  |  |
| N57M5114YD00TG | 100 |  |  |  |
| N57M5114ZD10TG | 10 | MSOP-8 | NiPdAu | 96 Units / Rail |
| N57M5114ZD50TG | 50 |  |  |  |
| N57M5114ZD00TG | 100 |  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
10. Contact factory for availability.
11. All packages are RoHS-compliant (Pb-Free, Halogen-Free).
12. The standard lead finish is NiPdAu.
13. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

## PACKAGE DIMENSIONS

## SOIC 8, 150 mils

CASE 751BD
ISSUE O


| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A | 1.35 |  | 1.75 |  |
| A1 | 0.10 |  | 0.25 |  |
| b | 0.33 |  | 0.51 |  |
| c | 0.19 |  | 0.25 |  |
| D | 4.80 |  | 5.00 |  |
| E | 5.80 |  | 6.20 |  |
| E1 | 3.80 |  | 4.00 |  |
| e | 1.27 BSC |  |  |  |
| h | 0.25 |  | 0.50 |  |
| L | 0.40 |  | 1.27 |  |
| $\theta$ | $0^{\circ}$ |  |  |  |

TOP VIEW


SIDE VIEW


END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.

## PACKAGE DIMENSIONS

> MSOP 8, 3x3
> CASE 846AD
> ISSUE O


| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A |  |  | 1.10 |  |
| A1 | 0.05 | 0.10 | 0.15 |  |
| A2 | 0.75 | 0.85 | 0.95 |  |
| b | 0.22 |  | 0.38 |  |
| c | 0.13 |  | 0.23 |  |
| D | 2.90 | 3.00 | 3.10 |  |
| E | 4.80 | 4.90 | 5.00 |  |
| E1 | 2.90 | 3.00 | 3.10 |  |
| e | 0.65 BSC |  |  |  |
| L | 0.40 | 0.60 | 0.80 |  |
| L1 | 0.95 REF |  |  |  |
| L2 | 0.25 BSC |  |  |  |
| $\theta$ | $0^{\circ}$ |  |  |  |

TOP VIEW


SIDE VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-187.


END VIEW


DETAIL A

## PACKAGE DIMENSIONS

TDFN8, 2x3
CASE 511AK
ISSUE A


TOP VIEW
SIDE VIEW
BOTTOM VIEW

| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A2 | 0.45 | 0.55 | 0.65 |
| A3 | 0.20 REF |  |  |
| b | 0.20 | 0.25 | 0.30 |
| D | 1.90 | 2.00 | 2.10 |
| D2 | 1.30 | 1.40 | 1.50 |
| E | 2.90 | 3.00 | 3.10 |
| E2 | 1.20 | 1.30 | 1.40 |
| e | 0.50 TYP |  |  |
| L | 0.20 | 0.30 | 0.40 |



FRONT VIEW

Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-229.

## PACKAGE DIMENSIONS

TSSOP8, 4.4x3
CASE 948AL
ISSUE O


| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A |  |  | 1.20 |  |
| A1 | 0.05 |  | 0.15 |  |
| A2 | 0.80 | 0.90 | 1.05 |  |
| b | 0.19 |  | 0.30 |  |
| c | 0.09 |  | 0.20 |  |
| D | 2.90 | 3.00 | 3.10 |  |
| E | 6.30 | 6.40 | 6.50 |  |
| E1 | 4.30 | 4.40 | 4.50 |  |
| e | 0.65 BSC |  |  |  |
| L | 1.00 REF |  |  |  |
| L1 | 0.50 | 0.60 | 0.75 |  |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ |  |



END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    1. This parameter is tested initially and after a design or process change that affects the parameter.
    2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$.
