

R1QNA4436RBG,R1QNA4418RBG

144-Mbit QDR™II+ SRAM 2-word Burst Architecture (2.0 Cycle Read latency)

R10DS0148EJ0200 Rev.2.00 Aug 01, 2014

Description

The R1QNA4436RBG is a 4,194,304-word by 36-bit and the R1QNA4418RBG is a 8,388,608-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

Features

- Power Supply
 - 1.8 V for core (V_{DD}) , 1.4 V to V_{DD} for I/O (V_{DDO})
- Clock
 - Fast clock cycle time for high bandwidth
 - Two input clocks (K and /K) for precise DDR timing at clock rising edges only
 - Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems
 - Clock-stop capability with us restart
- **■** I/O
 - Separate independent read and write data ports with concurrent transactions
 - 100% bus utilization DDR read and write operation
 - HSTL I/O
 - User programmable output impedance
 - PLL circuitry for wide output data valid window and future frequency scaling
 - Data valid pin (QVLD) to indicate valid data on the output
- Function
 - Two-tick burst for low DDR transaction size
 - Internally self-timed write control
 - Simple control logic for easy depth expansion
 - JTAG 1149.1 compatible test access port
- Package
 - 165 FBGA package (15 x 17 x 1.4 mm)

Part Number Definition

Column No.	0	1	2	3	4	5	6	7	8	9	10	11	-	12	13	14	15	16
Example	R	1	Q	N	Α	4	4	3	6	R	В	G	-	3	0	I	В	0
	The	above	part ni	umber	is just	examp	ole for	144M (QDRII-	+ B2 x	36 333	MHz,	15x17r	nm Pk	G, Pb	-free p	art.	

No.	-	Comments	No.	-	Comments	No.	-	Comments
0-1	R1	Renesas Memory Prefix	4	Α	Vdd = 1.8 V		60	Frequency = 167MHz
	Q2	QDR B2 ^[*1] (L15) ^[*2]		36	Density = 36Mb		50	Frequency = 200MHz
	Q3	QDR B4 (L15)	5-6	72	Density = 72Mb		40	Frequency = 250MHz
	Q4	DDR II B2 (L15)		44	Density = 144Mb		36	Frequency = 275MHz
		DDR B4 (L15)		88	Density = 288Mb		33	Frequency = 300MHz
	Q6	DDR II B2 SIO ^[*3] (L15)		09	Data width = 9bit	12-13	30	Frequency = 333MHz
	QA	QDR II+ B4 L25 ^[*2]	7-8	18	Data width = 18bit	12-13	27	Frequency = 375MHz
	QB	DDR II+ B2 L25		36	Data width = 36bit		25	Frequency = 400MHz
	QC	DDR II+ B4 L25		R	1st Generation		22	Frequency = 450MHz
	QD	QDR II+ B4 L25 w/ODT[*4]		Α	2nd Generation		20	Frequency = 500MHz
	QE	DDR II+ B2 L25 w/ODT	9	B 3rd Generation			19	Frequency = 533MHz
2-3	QF	DDR II+ B4 L25 w/ODT		С	4th Generation		18	Frequency = 550MHz
	QG	QDR II+ B4 L20		D	5th Generation		R	Commercial temp.
	QH	DDR II+ B2 L20		E	6th Generation	14	11	Ta range = 0℃ to 70℃
	QJ	DDR II+ B4 L20		F	7th Generation	1.7		Industrial temp.
	QK	QDR II+ B4 L20 w/ODT	10-11	BG	PKG= BGA 15x17 mm		'	Ta range = -40℃ to 85℃
	QL	DDR II+ B2 L20 w/ODT	10 11	BB	PKG= BGA 13x15 mm		Α	Pb and Tray
	QM	DDR II+ B4 L20 w/ODT				15	В	Pb-free and Tray
	QN	QDR II+ B2 L20				13	Т	Pb and Tape&Reel
	QP	QDR II+ B2 L20 w/ODT]				S	Pb-free and Tape&Reel
	-	-	-	_		16	0 to 9, A to Z or None	Renesas internal use

Note1: [*1] B=Burst length (B2: Burst length=2, B4: Burst length=4)

[*2] L=Read Latency (L15: Read Latency = 1.5 cycle, L20: 2.0 cycle, L25: 2.5 cycle)

[*3] SIO=Separate I/O [*4] ODT=On die termination

Note2: Package Marking Name

Pb parts: Marking Name = Part Number(0-14)

Pb-free parts: Marking Name = Part Number(0-14) + "PB-F" (Example) R1QAA4436RBG-20R ----- Pb parts R1QAA4436RBG-20R PB-F ----- Pb-free parts

Note3: Pb : RoHS Compliance Level = 5/6 Pb-free: RoHS Compliance Level = 6/6

Note4: R1Q*A series support both "Commercial" and "Industrial" temperatures

by "Industrial" temperature parts.

Part Number Information

Ordering part number	Organization (word x bit)	Cycle time	Clock frequency	Operating Ambient Temperature	Core Supply Voltage (V)	Package
R1QNA4436RBG-30IA0	4M x 36	3.00ns	333MHz	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	1.8 ± 0.1	165-pin
R1QNA4436RBG-33IA0		3.30ns	300MHz			PLASTIC
R1QNA4418RBG-30IA0	8M x 18	3.00ns	333MHz			BGA (15 x 17)
R1QNA4418RBG-33IA0		3.30ns	300MHz			Pb
R1QNA4436RBG-30IB0	4M x 36	3.00ns	333MHz	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	1.8 ± 0.1	165-pin
R1QNA4436RBG-33IB0		3.30ns	300MHz			PLASTIC
R1QNA4418RBG-30IB0	8M x 18	3.00ns	333MHz			BGA (15 x 17)
R1QNA4418RBG-33IB0		3.30ns	300MHz			Pb-free

Pin Arrangement

[R1QNA4436RBG]

4M x 36

(Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	NC	SA	/W	/BW2	/K	/BW1	/R	SA	SA	CQ
В	Q27	Q18	D18	SA	/BW3	K	/BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	SA	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
Ε	Q29	D29	Q20	V_{DDQ}	Vss	Vss	Vss	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V DD	Vss	V DD	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V DD	Vss	V DD	V_{DDQ}	Q13	D13	D5
Н	/DOFF	VREF	V_{DDQ}	V_{DDQ}	V DD	Vss	V DD	V_{DDQ}	V_{DDQ}	VREF	ZQ
J	D31	Q31	D23	V_{DDQ}	V DD	Vss	V DD	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V DD	Vss	V DD	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	Vss	Vss	Vss	V_{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
N	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

Notes: 1. Address expansion order for future higher density SRAMs: $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$.

2. NC pins can be left floating or connected to 0V to V_{DDQ}

[R1QNA4418RBG]

8M x 18

(Top View)

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	SA	SA	/W	/BW1	/K	NC	/R	SA	SA	CQ
В	NC	Q9	D9	SA	NC	K	/BW0	SA	NC	NC	Q8
С	NC	NC	D10	V ss	SA	SA	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	V ss	Vss	V ss	Vss	Vss	NC	NC	D7
Ε	NC	NC	Q11	V_{DDQ}	Vss	V ss	Vss	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V DD	V ss	V DD	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V DD	V ss	V DD	V_{DDQ}	NC	NC	D5
Н	/DOFF	VREF	V_{DDQ}	V_{DDQ}	V DD	V ss	V DD	V_{DDQ}	V_{DDQ}	VREF	ZQ
J	NC	NC	D14	V_{DDQ}	V DD	V ss	V DD	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V DD	V ss	V DD	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	Vss	V ss	Vss	V_{DDQ}	NC	NC	Q2
M	NC	NC	D16	V ss	V ss	V ss	V ss	Vss	NC	Q1	D2
N	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
Р	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

Notes: 1. Address expansion order for future higher density SRAMs: $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$.

2. NC pins can be left floating or connected to 0V to $V_{DD}Q$

Pin Descriptions

Name	I/O type	Descriptions	Note
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K (read address) and /K (write address). These inputs are ignored when device is deselected.	
/R	Input	Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K.	
/W	Input	Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K.	
/BW _x	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and /K for each of the two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.	
K, /K	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V _{REF} level.	
/DOFF	Input	PLL disable: When low, this input causes the PLL to be bypassed for stable, low frequency operation.	
TMS TDI	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left unconnected if the JTAG function is not used in the circuit.	
TCK	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to V_{SS} if the JTAG function is not used in the circuit.	
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this ball to ground. This ball can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This ball cannot be connected directly to V_{SS} or left unconnected.	


Name	I/O type	Descriptions	Note
D ₀ to D _n	Input	Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and /K during WRITE operations. See Pin Arrangement figures for ball site location of individual signals. The ×18 device uses D0 to D17. D18 to D35 should be treated as NC pin. The ×36 device uses D0 to D35.	
CQ, /CQ	Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.	
TDO	Output	IEEE 1149.1 test output: 1.8 V I/O level.	
Q ₀ to Q _n	Output	Synchronous data outputs: Output data is synchronized to the K clock. This bus operates in response to /R commands. See Pin Arrangement figures for ball site location of individual signals. The $\times 18$ device uses Q0 to Q17. Q18 to Q35 should be treated as NC pin. The $\times 36$ device uses Q0 to Q35.	
QVLD	Output	Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and /CQ.	
V _{DD}	Supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.	1
V _{DD} Q	Supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating Conditions for range.	1
V _{SS}	Supply	Power supply: Ground.	1
V _{REF}	-	HSTL input reference voltage: Nominally V _{DDQ} /2, but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.	
NC	-	No connect: These pins can be left floating or connected to 0V to $V_{DD}Q$.	

Notes:


1. All power supply and ground balls must be connected for proper operation of the device.

Block Diagram

[R1QNA4436RBG]




[R1QNA4418RBG]



Power-up and Initialization Sequence

V_{DD} must be stable before K, /K clocks are applied.

- Recommended voltage application sequence : $V_{SS} \rightarrow V_{DD} \rightarrow V_{DDQ}$ & $V_{REF} \rightarrow V_{IN}$. (0 V to V_{DD} , $V_{DDQ} \le 200$ ms)
- Apply V_{REF} after V_{DDQ} or at the same time as V_{DDQ} .
- Then execute either one of the following sequences.
- 1. Single Clock Mode
 - Drive /DOFF high (/DOFF can be tied high from the start).
 - Then provide stable clocks (K, /K) for at least 20 us.



2. PLL Off Mode (/DOFF tied low)

- In the "NOP and setup stage", provide stable clocks (K, /K) for at least 20 us.

PLL Constraints

- 1. These chips use the PLL. The clock input should have low phase jitter which is specified as tKC var.
- 2. The lower end of the frequency at which the PLL can operate is 250 MHz. (Please refer to AC Characteristics table for detail.)
- 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again.

Programmable Output Impedance

1. Output buffer impedance can be programmed by terminating the ZQ ball to V_{SS} through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is between 175 Ω and 350 Ω . The total external capacitance of ZQ ball must be less than 7.5 pF.

QVLD (Valid data indicator)

1. QVLD is provided on the QDR-II+ and DDR-II+ to simplify data capture on high speed systems. The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is inactivated half cycle before the read finish for the receiver to stop capturing the data. QVLD is edge aligned with CQ and /CQ.

K Truth Table

Operation	K	/R	/W	D or Q
				Data in
Write Cycle:				Input D(A+4)
Load address, input write data on two consecutive	↑	×	L	data D(A+0) D(A+1)
K and /K rising edges				Input $K(t) \uparrow K(t) \uparrow$
				clock
				Data out
Read Cycle:				Output
Load address, output read data on consecutive	↑	L	×	data Q(A+0) Q(A+1)
K and /K rising edges				Input
				clock
NOP (No operation)	1	Н	Н	D = x or Q = High-Z
Standby (Clock stopped)	Stopped	Х	Х	Previous state

- 1. H: high level, L: low level, ×: don't care, ↑: rising edge.
- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at K clock edges.
- 3. /R and /W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. When clocks are stopped, the following cases are recommended; the case of K = low, /K = high, or the case of K = high, /K = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

Byte Write Truth Table (x 36)

Operation	K	/K	/BW0	/BW1	/BW2	/BW3
Write D0 to D35	1	-	L	L	L	L
	-	1	L	L	L	L
Write D0 to D8	1	-	L	Н	Н	Н
	-	1	L	Н	Н	Н
Write D9 to D17	1	-	Н	L	Н	Н
	-	1	Н	L	Н	Н
Write D18 to D26	1	-	Н	Н	L	Н
	-	1	Н	Н	L	Н
Write D27 to D35	↑	-	Н	Н	Н	L
	-	1	Н	Н	Н	L
Write nothing	↑	-	Н	Н	Н	Н
	-	1	Н	Н	Н	Н

Notes:


- 1. H: high level, L: low level, ↑: rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Byte Write Truth Table (x 18)

Operation	K	/K	/BW0	/BW1
Write D0 to D17	↑	-	L	L
	-	↑	L	L
Write D0 to D8	↑	-	L	Н
	-	1	L	Н
Write D9 to D17	1	-	Н	L
	-	↑	Н	L
Write nothing	1	-	Н	Н
	-	1	Н	Н

- 1. H: high level, L: low level, ↑: rising edge.
- 2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Bus Cycle State Diagram



- 1. The address is concatenated with one additional internal LSB to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1.
 - Bus cycle is terminated at the end of this sequence (burst count = 2).
- 2. Read and write state machines can be active simultaneously. Read and write cannot be simultaneously initiated. Read takes precedence.
- 3. State machine control timing sequence is controlled by K.

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any ball	V _{IN}	–0.5 to V _{DD} + 0.5 (2.5 V max.)	V	1,4
Input/output voltage	V _{I/O}	–0.5 to V _{DDQ} + 0.5 (2.5 V max.)	V	1,4
Core supply voltage	V_{DD}	-0.5 to 2.5	V	1,4
Output supply voltage	V_{DDQ}	-0.5 to V _{DD}	V	1,4
Junction temperature	Tj	+125 (max)	°C	5
Storage temperature	T _{STG}	–55 to +125	°C	

Notes:

- 1. All voltage is referenced to V_{SS} .
- 2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} then V_{IN} . Remember, according to the Absolute Maximum Ratings table, V_{DDQ} is not to exceed 2.5 V, whatever the instantaneous value of V_{DDQ} .
- 5. Some method of cooling or airflow should be considered in the system.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power supply voltage core	V_{DD}	1.7	1.8	1.9	V	1
Power supply voltage I/O	V_{DDQ}	1.4	1.5	V_{DD}	V	1,2
Input reference voltage I/O	V_{REF}	0.68	0.75	0.95	V	3
Input high voltage	V _{IH (DC)}	V _{REF} + 0.1	-	V _{DDQ} + 0.3	V	1,4,5
Input low voltage	V _{IL (DC)}	-0.3	-	V _{REF} - 0.1	V	1,4,5

Notes:

- 1. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time, $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$. During normal operation, V_{DDQ} must not exceed V_{DD} .
- 2. Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from V_{DDO} .
- 3. Peak to peak AC component superimposed on V_{REF} may not exceed 5% of V_{REF} .
- 4. These are DC test criteria. The AC V_{IH} / V_{IL} levels are defined separately to measure timing parameters.
- 5. Overshoot: $V_{IH (AC)} \le V_{DDQ} + 0.5 \text{ V for } t \le t_{KHKH}/2$

Undershoot: $V_{\text{IL (AC)}} \ge -0.5 \text{ V for } t \le t_{\text{KHKH/}}2$

During normal operation, $V_{IH(DC)}$ must not exceed V_{DDQ} and $V_{IL(DC)}$ must not be lower than V_{SS} .

DC Characteristics

$$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = 1.8\text{V} \pm 0.1\text{V}, V_{DDQ} = 1.5\text{V}, V_{REF} = 0.75\text{V})$$

Parameter	Symbol	Test condition	MIN.	MA	MAX.		Notes
				-30	-33		
Operating Supply	I _{DD}	(x36)		1230	1150	mA	
Current		(x18)		980	920		1,2,3
(Write / Read)							
Standby Supply	I _{SB1}	(x36)		920	870	mA	
Current		(x18)		800	750		2,4,5
(NOP)							
Input leakage current	lu	·	-2	2	2	μΑ	9
Output leakage current	I _{LO}		-5	Ę	5	μΑ	10
Output high voltage	V _{OH} (Low)	I _{OH} ≤ 0.1 mA	V _{DDQ} - 0.2	V_{DDQ}		V	8
	V _{OH}	Note 6	$V_{DDQ}/2 - 0.12$	V _{DDQ} /2	+ 0.12	V	8
Output low voltage	V _{OL} (Low)	I _{OL} ≤ 0.1 mA	V _{SS}	0.	2	V	8
	V _{OL}	Note 7	V _{DDQ} /2- 0.12	V _{DDQ} /2	!+ 0.12	V	8

- 1. All inputs (except ZQ, V_{REF}) are held at either V_{IH} or V_{IL} .
- 2. $I_{OUT} = 0$ mA. $V_{DD} = V_{DD}$ max, $t_{KHKH} = t_{KHKH}$ min.
- 3. Operating supply currents (I_{DD}) are measured at 100% bus utilization. I_{DD} of QDR family is current of device with 100% write and 100% read cycle.
- 4. All address / data inputs are static at either $V_{IN} > V_{IH}$ or $V_{IN} < V_{IL}$.
- 5. Reference value. (Condition = NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.)
- 6. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDO}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 7. Outputs are impedance-controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 9. $0 \le V_{IN} \le V_{DDO}$ for all input balls (except V_{REF} , ZQ, TCK, TMS, TDI ball).
- 10. $0 \le V_{OUT} \le V_{DDO}$ (except TDO ball), output disabled.

Thermal Resistance

Parameter	Symbol	Airflow	Тур	Unit	Test condition	Notes
Junction to Ambient	θ_{JA}	1 m/s	9.7	°C/W	EIA/JEDEC JESD51	1
Junction to Case	θ_{JC}	-	4.4			

Notes:

1. These parameters are calculated under the condition. These are reference values.

2. $Tj = Ta + \theta_{JA} \times Pd$

 $Tj = Tc + \theta_{JC} \times Pd$

where

Tj: junction temperature when the device has achieved a steady-state after application of Pd (°C)

Ta :ambient temperature (°C)

Tc: temperature of external surface of the package or case (°C)

 θ_{JA} : thermal resistance from junction-to-ambient (°C/W)

 θ_{JC} : thermal resistance from junction-to-case (package) (°C/W)

Pd :power dissipation that produced change in junction temperature (W) (cf.JESD51-2A)

Capacitance

$$(T_A = +25^{\circ}C, Frequency = 1.0MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V)$$


Parameter	Symbol	Min	Тур	Max	Unit	Test condition	Note
Input capacitance (SA, /R, /W, /BW)	C _{IN}	-	4	5	pF	V _{IN} = 0 V	1,2
Clock input capacitance (K, /K)	C _{CLK}	-	4	5	pF	V _{CLK} = 0 V	1,2
Output capacitance (DQ, CQ, /CQ)	C _{I/O}	-	5	6	pF	V _{I/O} = 0 V	1,2

Notes:


- 1. These parameters are sampled and not 100% tested.
- 2. Except JTAG (TCK, TMS, TDI, TDO) pins.

AC Test Conditions


Input waveform (Rise/fall time ≤ 0.3 ns)



Output waveform



Output load conditions



AC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	V _{IH (AC)}	V _{REF} + 0.2	-	-	V	1,2,3,4
Input low voltage	V _{IL (AC)}	-	-	V _{REF} – 0.2	V	1,2,3,4

- 1. All voltages referenced to V_{SS} (GND). During normal operation, V_{DDO} must not exceed V_{DD}.
- 2. These conditions are for AC functions only, not for AC parameter test.
- 3. Overshoot: $V_{IH (AC)} \le V_{DDQ} + 0.5 \text{ V for } t \le t_{KHKH}/2$
 - Undershoot: $V_{IL\,(AC)} \ge -0.5 \text{ V}$ for $t \le t_{KHKH}/2$ Control input signals may not have pulse widths less than t_{KHKL} (min) or operate at cycle rates less than t_{KHKH} (min)
- 4. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through the target AC level, $V_{\rm IL\ (AC)}$ or $V_{\rm IH\ (AC)}$.
 - b. Reach at least the target AC level.
 - c. After the AC target level is reached, continue to maintain at least the target DC level, $V_{\rm IL\,(DC)}$ or $V_{\rm IH\,(DC)}$.

AC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \ V_{DD} = 1.8\text{V} \pm 0.1\text{V}, \ V_{DDQ} = 1.5\text{V}, \ V_{REF} = 0.75\text{V})$

Parameter	Symbol	-	30	-	-33		Notes
		Min	Max	Min	Max		
Clock		2.22	1.00	0.00	4.00	T	
Average clock cycle time(K, /K)	t _{KHKH}	3.00	4.00	3.30	4.00	ns	
Clock high time (K, /K)	t _{KHKL}	0.40	-	0.40	-	Cycle	
Clock low time (K, /K)	t _{KLKH}	0.40	-	0.40	-	Cycle	
Clock to /clock (K to /K)	t _{KH/KH}	0.45	-	0.45	-	Cycle	
/Clock to clock (/K to K)	t/кнкн	0.45	-	0.45	-	Cycle	
PLL Timing							
Clock phase jitter (K, /K)	t _{KC} var	-	0.20	-	0.20	ns	3
Lock time (K)	t _{KC} lock	20	-	20	-	us	2
K static to PLL reset	t _{KC} reset	30	-	30	-	ns	5
Output Times							
K, /K high to output valid	t _{CHQV}	-	0.45	-	0.45	ns	
K, /K high to output hold	t _{CHQX}	-0.45	-	-0.45	-	ns	
K, /K high to echo clock valid	t _{CHCQV}	-	0.45	-	0.45	ns	
K, /K high to echo clock hold	t _{CHCQX}	-0.45		-0.45		ns	
CQ, /CQ high to output valid	t _{CQHQV}	-	0.20	-	0.20	ns	5
CQ, /CQ high to output hold	t _{CQHQX}	-0.20	-	-0.20	-	ns	5
K, /K high to output high-Z	t _{CHQZ}	-	0.45	-	0.45	ns	4
K, /K high to output low-Z	t _{CHQX1}	-0.45	-	-0.45	-	ns	4
CQ high to QVLD valid	t _{QVLD}	-0.20	0.20	-0.20	0.20	ns	5
Setup Times							
Address valid to K rising edge	t _{AVKH}	0.28	-	0.30	-	ns	1
Control inputs valid to K rising edge	t _{IVKH}	0.28	-	0.30	-	ns	1
Data-in valid to K, /K rising edge	t _{DVKH}	0.28	-	0.30	-	ns	1
Hold Times			1		1		
K rising edge to address hold	t _{KHAX}	0.28	-	0.30	-	ns	1
K rising edge to control inputs hold	t _{KHIX}	0.28	-	0.30	-	ns	1
K, /K rising edge to data-in hold	t _{KHDX}	0.28	-	0.30	-	ns	1


Notes:

- 1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
- 2. V_{DD} and V_{DDQ} slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention. PLL lock time begins once V_{DD} , V_{DDQ} and input clock are stable. It is recommended that the device is kept inactive during these cycles.
- 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 4. Transitions are measured ± 100 mV from steady-state voltage.
- 5. These parameters are sampled.

Remarks:

- 1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 2. Control input signals may not be operated with pulse widths less than t_{KHKL} (min).
- 3. V_{DDO} is +1.5 V DC. V_{REF} is +0.75 V DC.
- 4. Control signals are /R and /W. Setup and hold times of /BWx signals must be the same as those of Data-in signals.

Read and Write Timing



- 1. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
- 2. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11. Write data is forwarded immediately as read results.
- 3. To control read and write operations, /BW signals must operate at the same timing as Data-in signals.

JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to V_{SS} to preclude middle level inputs. TDI and TMS are internally pulled up and may be unconnected, or may be connected to VDD through a pull up resistor. TDO should be left unconnected.

Test Access Port (TAP) Pins

Symbol I/O	Pin assignments	Description	Notes
TCK	2R	Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.	
TMS	10R	Test mode select. This is the command input for the TAP controller state machine.	
TDI	11R	Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.	
TDO	1R	Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.	

Notes:

The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.

TAP DC Operating Characteristics

(
$$T_A$$
 = -40 to +85°C, V_{DD} = 1.8V ± 0.1V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	V_{IH}	+1.3	-	$V_{DD} + 0.3$	V	
Input low voltage	V_{IL}	-0.3	-	+0.5	V	
Input leakage current	ILI	-5.0	-	+5.0	μΑ	$0 \text{ V} \leq V_{IN} \leq V_{DD}$
Output leakage current	I _{LO}	-5.0	-	+5.0	μΑ	$0 \text{ V} \leq V_{IN} \leq V_{DD}$, output disabled
Output law valtage	V_{OL1}	-	-	0.2	V	I_{OLC} = 100 μ A
Output low voltage	V_{OL2}	-	-	0.4	V	I _{OLT} = 2 mA
Output high voltage	V _{OH1}	1.6	-	-	V	I _{OHC} = 100 μA
Output high voltage	V_{OH2}	1.4	-	-	V	$ I_{OHT} = 2 \text{ mA}$

Notes:


- 1. All voltages referenced to V_{SS} (GND).
- 2. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time, $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$.

During normal operation, V_{DDQ} must not exceed V_{DD} .


TAP AC Test Conditions

Parameter	Symbol	Conditions	Unit	Notes
Input timing measurement reference levels	V_{REF}	0.9	V	
Input pulse levels	V_{IL}, V_{IH}	0 to 1.8	V	
Input rise/fall time	tr, tf	≤ 1.0	ns	
Output timing measurement reference levels		0.9	V	
Test load termination supply voltage (V _{TT})		0.9	V	
Output load		See figures		


Input waveform



Output waveform



Output load condition



TAP AC Operating Characteristics


(T_A = -40 to +85°C, V_{DD} = 1.8V ± 0.1V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Test clock (TCK) cycle time	t _{THTH}	50	-	-	ns	
TCK high pulse width	t _{THTL}	20	-	-	ns	
TCK low pulse width	t _{TLTH}	20	-	-	ns	
Test mode select (TMS) setup	t _{MVTH}	5	-	-	ns	
TMS hold	t _{THMX}	5	-	-	ns	
Capture setup	t _{CS}	5	-	-	ns	
Capture hold	t _{CH}	5	-	-	ns	
TDI valid to TCK high	t _{DVTH}	5	-	-	ns	
TCK high to TDI invalid	t _{THDX}	5	-	-	ns	
TCK low to TDO unknown	t _{TLQX}	0	-	-	ns	
TCK low to TDO valid	t _{TLQV}	-	-	10	ns	

Notes:

1. $t_{CS} + t_{CH}$ defines the minimum pause in RAM I/O pad transitions to assure pad data capture.

TAP Controller Timing Diagram



Test Access Port Registers

Register name	Length	Symbol	Notes
Instruction register	3 bits	IR [2:0]	
Bypass register	1 bits	BP	
ID register	32 bits	ID [31:0]	
Boundary scan register	109 bit	BS [109:1]	

TAP Controller Instruction Set

IR2	IR1	IR0	Instruction	Description	Notes
0	0	0	EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.	1,2,3,4
0	0	1	IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.	
0	1	0	SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.	3,4
0	1	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	0	0	SAMPLE (/PRELOAD)	When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls.	3,4
1	0	1	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	0	RESERVED	The RESERVED instruction is not implemented but is reserved for future use. Do not use this instruction.	
1	1	1	BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.	

- 1. Data in output register is not guaranteed if EXTEST instruction is loaded.
- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t_{CS} plus t_{CH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required after boundary scan.

Boundary Scan Order

Bit#	Ball	Signal	names
Dittr	ID	x18	x36
1	6R	NC	NC
2	6P	QVLD	QVLD
3	6N	SA	SA
4	7P	SA	SA
5	7N	SA	SA
6	7R	SA	SA
7	8R	SA	SA
8	8P	SA	SA
9	9R	SA	SA
10	11P	Q0	Q0
11	10P	D0	D0
12	10N	NC	D9
13	9P	NC	Q9
14	10M	Q1	Q1
15	11N	D1	D1
16	9M	NC	D10
17	9N	NC	Q10
18	11L	Q2	Q2
19	11M	D2	D2
20	9L	NC	D11
21	10L	NC	Q11
22	11K	Q3	Q3
23	10K	D3	D3
24	9J	NC	D12
25	9K	NC	Q12
26	10J	Q4	Q4
27	11J	D4	D4
28	11H	ZQ	ZQ
29	10G	NC	D13
30	9G	NC	Q13
31	11F	Q5	Q5
32	11G	D5	D5
33	9F	NC	D14
34	10F	NC	Q14
35	11E	Q6	Q6
36	10E	D6	D6
37	10D	NC	D15

Bit# Ball ID Signal names 38 9E NC Q15 39 10C Q7 Q7 40 11D D7 D7 41 9C NC D16 42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A				
NC	Bit#		Signal names	
39 10C Q7 Q7 40 11D D7 D7 41 9C NC D16 42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A <th></th> <th>ID</th> <th>x18</th> <th>x36</th>		ID	x18	x36
40 11D D7 D7 41 9C NC D16 42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 50 8B SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A				
41 9C NC D16 42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A </td <td>39</td> <td>10C</td> <td>Q7</td> <td>Q7</td>	39	10C	Q7	Q7
42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A <td></td> <td>11D</td> <td></td> <td>D7</td>		11D		D7
42 9D NC Q16 43 11B Q8 Q8 44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A <td>41</td> <td>9C</td> <td>NC</td> <td>D16</td>	41	9C	NC	D16
44 11C D8 D8 45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B	42	9D	NC	Q16
45 9B NC D17 46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A	43		Q8	Q8
46 10B NC Q17 47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 51 7C SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A	44	11C		
47 11A CQ CQ 48 10A SA SA 49 9A SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B	45	9B	NC	D17
48 10A SA SA 49 9A SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C		10B	NC	
49 9A SA SA 50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B	47	11A		
50 8B SA SA 51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 70 3D Q10 Q19 71 3C <td>48</td> <td>10A</td> <td>SA</td> <td>SA</td>	48	10A	SA	SA
51 7C SA SA 52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C <td>49</td> <td></td> <td>SA</td> <td>SA</td>	49		SA	SA
52 6C SA SA 53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C<	50		SA	SA
53 8A /R /R 54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C		7C	SA	
54 7A NC /BW1 55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	52	6C	SA	SA
55 7B /BW0 /BW0 56 6B K K 57 6A /K /K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	53	8A	/R	/R
56 6B K K 57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28				
57 6A /K /K 58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	55	7B	/BW0	/BW0
58 5B NC /BW3 59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	56			K
59 5A /BW1 /BW2 60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	57	6A	/K	/K
60 4A /W /W 61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	58	5B		
61 5C SA SA 62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	59	5A	/BW1	/BW2
62 4B SA SA 63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	60	4A	/W	/W
63 3A SA SA 64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	61	5C		
64 2A SA NC 65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	62	4B	SA	
65 1A /CQ /CQ 66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	63	3A	SA	SA
66 2B Q9 Q18 67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	64	2A		
67 3B D9 D18 68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	65			
68 1C NC D27 69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	66		Q9	Q18
69 1B NC Q27 70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28	67	3B	D9	D18
70 3D Q10 Q19 71 3C D10 D19 72 1D NC D28 73 2C NC Q28				
71 3C D10 D19 72 1D NC D28 73 2C NC Q28				
72 1D NC D28 73 2C NC Q28				
73 2C NC Q28				D19
	72	1D	NC	D28
74 3E Q11 Q20		2C	NC	Q28
	74	3E	Q11	Q20


Bit#	Ball	Signal names		
Dit.	ID	x18	x36	
75	2D	D11	D20	
76	2E	NC	D29	
77	1E	NC	Q29	
78	2F	Q12	Q21	
79	3F	D12	D21	
80	1G	NC	D30	
81	1F	NC	Q30	
82	3G	Q13	Q22	
83	2G	D13	D22	
84	1H	/DOFF	/DOFF	
85	1J	NC	D31	
86	2J	NC	Q31	
87	3K	Q14	Q23	
88	3J	D14	D23	
89	2K	NC	D32	
90	1K	NC	Q32	
91	2L	Q15	Q24	
92	3L	D15	D24	
93	1M	NC	D33	
94	1L	NC NC	Q33	
95	3N	Q16	Q25	
96	3M	D16	D25	
97	1N	NC	D34	
98	2M	NC	Q34	
99	3P	Q17	Q26	
100	2N	D17	D26	
101	2P	NC	D35	
102	1P	NC	Q35	
103	3R	SA	SA	
104	4R	SA	SA	
105	4P	SA	SA	
106	5P	SA	SA	
107	5N	SA	SA	
108	5R	SA	SA	
109	-	Internal	Internal	

Notes:


In boundary scan mode,

- 1. Clock balls (K, /K) are referenced to each other and must be at opposite logic levels for reliable operation.
- 2. CQ and /CQ data are synchronized to the K clock (except EXTEST, SAMPLE-Z).

ID Register



TAP Controller State Diagram




The value adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.

No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.

Package Dimensions and Marking Information

Both Pb parts and Pb-free parts are available.

JEITA Package Code	Renesas Code	Previous Code	Mass (typ.)
P-LBGA165-15x17-1.00	PLBG0165FD-B	165FHE-B	0.6 g



Top View

Marking Information

1st row: Vender name (RENESAS)

2nd row: Part number

3rd row: Y : Year code

WW : Week code

XXXX : Renesas


internal use

4th row: Country name (JAPAN)

+ "None" --- Pb pa

+ "PB-F" --- Pb-free parts





Bottom View

Reference	Dimension in mm		
Symbol	Min	Nom	Max
D	14.9	15.0	15.1
E	16.9	17.0	17.1
Α	-	-	1.4
A1	0.31	0.36	0.41
[e]	-	1.0	-
b	0.45	0.5	0.6
х	-	-	0.2
у	-	-	0.15

Revision History	R1QNA4436RBG,R1QNA4418RBG
------------------	---------------------------

		Description		
Rev.	Date	Page	Page Summary	
Rev.1.00	'13.09.02	-	New Datasheet.	
Rev.2.00	'14.08.01	P15	Modification : DC Characteristics ,Spec of IDD and ISB1.	

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, and Renesas Electronics Corporation.

http://www.gdrconsortium.org/

The information contained herein is subject to change without notice.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losse incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the ise of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2856-5688, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 105-Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 . ipei 10543, Taiwan

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2014 Renesas Electronics Corporation. All rights reserved.