

LT1818/LT1819

400MHz, 2500V/µs, 9mA Single/Dual Operational Amplifiers

FEATURES

- **400MHz Gain Bandwidth Product**
- **2500V/**µ**s Slew Rate**
- **–85dBc Distortion at 5MHz**
- **9mA Supply Current Per Amplifier**
- Space Saving SOT-23 and MS8 Packages
- 6nV/ \sqrt{Hz} Input Noise Voltage
- Unity-Gain Stable
- 1.5mV Maximum Input Offset Voltage
- 8µA Maximum Input Bias Current
- 800nA Maximum Input Offset Current
- \blacksquare 40mA Minimum Output Current, $V_{\text{OUT}} = \pm 3V$
- \blacksquare \pm 3.5V Minimum Input CMR, V_S = \pm 5V
- Specified at $±5V$, Single 5V Supplies
- Operating Temperature Range: -40° C to 85 $^{\circ}$ C

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Communication Receivers
- Cable Drivers
- Data Acquisition Systems

TYPICAL APPLICATIO U

DESCRIPTION

The LT® 1818/LT1819 are single/dual wide bandwidth, high slew rate, low noise and distortion operational amplifiers with excellent DC performance. The LT1818/LT1819 have been designed for wider bandwidth and slew rate, much lower input offset voltage and lower noise and distortion than devices with comparable supply current. The circuit topology is a voltage feedback amplifier with the excellent slewing characteristics of a current feedback amplifier.

The output drives a 100 Ω load to ± 3.8 V with ± 5 V supplies. On a single 5V supply, the output swings from 1V to 4V with a 100 Ω load connected to 2.5V. The amplifier is unitygain stable with a 20pF capacitive load without the need for a series resistor. Harmonic distortion is –85dBc up to 5 MHz for a 2V_{P-P} output at a gain of 2.

The LT1818/LT1819 are manufactured on Linear Technology's advanced low voltage complementary bipolar process. The LT1818 (single op amp) is available in SOT-23 and SO-8 packages; the LT1819 (dual op amp) is available in MSOP-8 and SO-8 packages.

 $\overline{\mathcal{L}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

Single Supply Unity-Gain ADC Driver for Oversampling Applications

FFT of Single Supply ADC Driver

1

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V+ to V–)........................... 12.6V Differential Input Voltage

(Transient Only, Note 2) ±6V Output Short-Circuit Duration (Note 3) Indefinite Operating Temperature Range (Note 8) \dots -40 $^{\circ}$ C to 85 $^{\circ}$ C

Specified Temperature Range (Note 9) ... –40°C to 85°C Maximum Junction Temperature 150°C Storage Temperature Range –65°C to 150°C Lead Temperature (Soldering, 10 sec).................. 300°C

PACKAGE/ORDER INFORMATION

*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating** temperature range, otherwise specifications are at $T_A = 25^\circ \text{C}$. (Note 9) $V_S = \pm 5V$, $V_{CM} = 0V$, unless otherwise noted.

ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at TA = 25°**C. (Note 9) VS =** ±**5V, VCM = 0V, unless otherwise noted.**

ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T_A = 25°C (Note 9). V_S = 5V, OV; V_{CM} = 2.5V, R_L to 2.5V unless otherwise noted.

ELECTRICAL CHARACTERISTICS The ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at $T_A = 25^\circ \text{C}$ (Note 9). $V_S = 5V$, $0V$; $V_{CM} = 2.5V$, R_L to 2.5V unless otherwise noted.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Differential inputs of ±6V are appropriate for transient operation only, such as during slewing. Large sustained differential inputs can cause excessive power dissipation and may damage the part.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift.

Note 5: With ±5V supplies, slew rate is tested in a closed-loop gain of –1 by measuring the rise time of the output from –2V to 2V with an output step from –3V to 3V. With single 5V supplies, slew rate is tested in a closed-loop gain of –1 by measuring the rise time of the output from 1.5V to 3.5V with an output step from 1V to 4V. Falling edge slew rate is not production tested, but is designed, characterized and expected to be within 10% of the rising edge slew rate.

Note 6: Full power bandwidth is calculated from the slew rate: $FPBW = SR/2\pi V_P$

Note 7: This parameter is not 100% tested.

Note 8: The LT1818C/LT1818I and LT1819C/LT1819I are guaranteed functional over the operating temperature range of -40° C to 85 $^{\circ}$ C.

Note 9: The LT1818C/LT1819C are guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet the extended temperature limits, but is not tested at –40°C and 85°C. The LT1818I/LT1819I are guaranteed to meet the extended temperature limits.

Note 10: Thermal resistance (θ_{JA}) varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads. If desired, the thermal resistance can be significantly reduced by connecting the V^- pin to a large metal area.

7

Large-Signal Transient, $A_V = 1$ Large-Signal Transient, $A_V = -1$

9

APPLICATIONS INFORMATION

Layout and Passive Components

As with all high speed amplifiers, the LT1818/LT1819 require some attention to board layout. A ground plane is recommended and trace lengths should be minimized, especially on the negative input lead.

Low ESL/ESR bypass capacitors should be placed directly at the positive and negative supply $(0.01\mu F)$ ceramics are recommended). For high drive current applications, additional 1µF to 10µF tantalums should be added.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole that can cause peaking or even oscillations. If feedback resistors greater than 500 Ω are used, a parallel capacitor of value

 $C_F > R_G \bullet C_{IN}/R_F$

should be used to cancel the input pole and optimize dynamic performance (see Figure 1). For applications where the DC noise gain is 1 and a large feedback resistor is used, C_F should be greater than or equal to C_{IN} . An example would be an I-to-V converter.

In high closed-loop gain configurations, $R_F \gg R_G$, and no C_F need to be added. To optimize the bandwidth in these applications, a capacitance, C_G , may be added in parallel with R_G in order to cancel out any parasitic C_F capacitance.

Capacitive Loading

The LT1818/LT1819 are optimized for low distortion and high gain bandwidth applications. The amplifiers can drive a capacitive load of 20pF in a unity-gain configuration and more with higher gain. When driving a larger capacitive load, a resistor of 10 Ω to 50 Ω must be connected between the output and the capacitive load to avoid ringing or oscillation (see R_S in Figure 1). The feedback must still be taken directly from the output so that the series resistor will isolate the capacitive load to ensure stability.

Input Considerations

The inputs of the LT1818/LT1819 amplifiers are connected to the bases of NPN and PNP bipolar transistors in parallel. The base currents are of opposite polarity and provide first order bias current cancellation. Due to variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current, however, does not depend on beta matching and is tightly controlled. Therefore, the use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. For example, with a 100 Ω source resistance at each input, the 800nA maximum offset current results in only 80µV of extra offset, while without balance the 8µA maximum input bias current could result in an 0.8mV offset condition.

The inputs can withstand differential input voltages of up to 6V without damage and without needing clamping or series resistance for protection. This differential input voltage generates a large internal current (up to 50mA), which results in the high slew rate. In normal transient closed-loop operation, this does not increase power dissipation significantly because of the low duty cycle of the transient inputs. Sustained differential inputs, however, will result in excessive power dissipation and therefore **this device should not be used as a comparator**.

Figure 1

APPLICATIONS INFORMATION

Slew Rate

The slew rate of the LT1818/LT1819 is proportional to the differential input voltage. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 6V output step with a gain of 10 has a 0.6V input step, whereas at unity gain there is a 6V input step. The LT1818/LT1819 is tested for slew rate at a gain of –1. Lower slew rates occur in higher gain configurations, whereas the highest slew rate (2500V/us) occurs in a noninverting unity-gain configuration.

Power Dissipation

The LT1818/LT1819 combine high speed and large output drive in small packages. It is possible to exceed the maximum junction temperature specification (150°C) under certain conditions. Maximum junction temperature (T_1) is calculated from the ambient temperature (T_4) , power dissipation per amplifier (P_D) and number of amplifiers (n) as follows:

$$
T_J = T_A + (n \bullet P_D \bullet \theta_{JA})
$$

Power dissipation is composed of two parts. The first is due to the quiescent supply current and the second is due to on-chip dissipation caused by the load current. The worst-case load-induced power occurs when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than $1/2$ the supply voltage). Therefore P_{DMAX} is:

P_{DMAX} =
$$
(V^+ - V^-) \cdot (I_{SMAX}) + (V^+/2)^2/R_L
$$
 or
P_{DMAX} = $(V^+ - V^-) \cdot (I_{SMAX}) + (V^+ - V_{OMAX}) \cdot (V_{OMAX}/R_L)$

Example: LT1819IS8 at 85°C, V_S = ±5V, R_L = 100Ω $P_{DMAX} = (10V) \cdot (14mA) + (2.5V)^{2}/100\Omega = 202.5mW$ $T_{JMAX} = 85^{\circ}C + (2 \cdot 202.5 \text{mW}) \cdot (150^{\circ}C/W) = 146^{\circ}C$

Circuit Operation

The LT1818/LT1819 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the Simplified Schematic. Complementary NPN and PNP emitter followers buffer the inputs and drive an internal resistor. The input voltage appears across the resistor, generating a current that is mirrored into the high impedance node.

Complementary followers form an output stage that buffer the gain node from the load. The input resistor, input stage transconductance and the capacitor on the high impedance node determine the bandwidth. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input step. Highest slew rates are therefore seen in the lowest gain configurations.

TYPICAL APPLICATION

Single Supply Differential ADC Driver

SIMPLIFIED SCHEMATIC (One Amplifier)

U PACKAGE DESCRIPTIO

MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660)

- MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
-
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

U PACKAGE DESCRIPTIO

S5 Package 5-Lead Plastic SOT-23 (Reference LTC DWG # 05-08-1633)

-
- 1. DIMENSIONS ARE IN MILLIMETERS 2. DRAWING NOT TO SCALE 3. DIMENSIONS ARE INCLUSIVE OF PLATING
-
- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. PACKAGE EIAJ REFERENCE IS SC-74A (EIAJ)

ATTENTION: ORIGINAL SOT23-5L PACKAGE. MOST SOT23-5L PRODUCTS CONVERTED TO THIN SOT23 PACKAGE, DRAWING # 05-08-1635 AFTER APPROXIMATELY APRIL 2001 SHIP DATE

SO8 0502

U PACKAGE DESCRIPTIO

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

STARTED BY LINEAR

TYPICAL APPLICATIO U

20dB Gain Block Frequency Response

Large-Signal Transient Response

RELATED PARTS

