Part Number Hot Search : 
3526N LC753 RJU003N PES12N3 MC74F86 LPX120 TME1215S N60RUF
Product Description
Full Text Search
  2 x 2 clock data switch buffer Datasheet PDF File

For 2 x 2 clock data switch buffer Found Datasheets File :: 150+       Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

    SY87700L SY87700LHITR

Micrel Semiconductor,Inc.
MICREL[Micrel Semiconductor]
Part No. SY87700L SY87700LHITR
Description 3.3V 32-175Mbps AnyRate??clock AND data RECOVERY
3.3V 32-175Mbps AnyRateclock AND data RECOVERY
3.3V 32-175Mbps AnyRate clock AND data RECOVERY Use lower-power SY87700AL for new designs

File Size 150.40K  /  12 Page

View it Online

Download Datasheet





    Integrated Circuit Syst...
ICST[Integrated Circuit Systems]
Part No. ICS9DB106 ICS9DB106YGLF-T ICS9DB106YFLF-T
Description From old datasheet system
clock buffer
6 Output PCI Express buffer with CLKREQ Function 6输出的PCI Express功能的缓冲与CLKREQ

File Size 115.94K  /  9 Page

View it Online

Download Datasheet

    B9946 B9946CA IMIB9946 IMIB9946CA

CYPRESS[Cypress Semiconductor]
Cypress Semiconductor Corp.
Part No. B9946 B9946CA IMIB9946 IMIB9946CA
Description 160-MHz clock Support
From old datasheet system
3.3V 160-MHz 1:10 clock Distribution buffer
3.3V, 160-MHz, 1:10 clock Distribution buffer 3.3伏,160兆赫:10时钟分配缓冲

File Size 56.59K  /  5 Page

View it Online

Download Datasheet

    MAxIM - Dallas Semiconductor
Maxim Integrated Products, Inc.
Part No. MAx9320EUA-T MAx9320AEKA-T
Description 2.25 V to 3.8 V, 1:2 differential LVPECL/LVECL/HSTL clock and data driver
1:2 Differential LVPECL/LVECL/HSTL clock and data Drivers 9320 SERIES, LOW SKEW clock DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8

File Size 611.51K  /  10 Page

View it Online

Download Datasheet

    MC10H106 MC100EL29DWR2 MC10H117 MC10H117FN MC100EP16VSDT MC10EL07DTR2 MC10H121FNR2 MC100EL11 MC10EP451FA MC100LVEL30DWR2

ON Semiconductor
Part No. MC10H106 MC100EL29DWR2 MC10H117 MC10H117FN MC100EP16VSDT MC10EL07DTR2 MC10H121FNR2 MC100EL11 MC10EP451FA MC100LVEL30DWR2 MC100EP32DT MC100EL52DR2
Description Triple 4-3-3-Input NOR Gate
5V ECL Dual Differential data and clock D Flip-Flop With Set and Reset
Dual 2-Wide 2-3-Input OR-AND/OR-AND-Invert Gate
3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing
5V ECL 2-Input xOR/xNOR
4-Wide OR-AND/OR-ANDbar Gate
5V ECL 1:2 Differential Fanout buffer
3.3V / 5V ECL 6-Bit Differential Register with Master Reset
3.3V ECL Triple D-Type Flip-Flop with Set and Reset
3.3V / 5V ECL &#247;2 Divider
5V ECL Differential data and clock D Flip-Flop

File Size 159.49K  /  18 Page

View it Online

Download Datasheet

    W9725G6JB25I

Winbond
Part No. W9725G6JB25I
Description Double data Rate architecture: two data transfers per clock cycle

File Size 1,043.42K  /  86 Page

View it Online

Download Datasheet

    Elite Semiconductor Mem...
Part No. M13L2561616A-2A
Description Double-data-rate architecture, two data transfers per clock cycle

File Size 1,235.01K  /  49 Page

View it Online

Download Datasheet

    Elite Semiconductor Mem...
Part No. M13S2561616A-2A
Description Double-data-rate architecture, two data transfers per clock cycle

File Size 1,237.68K  /  49 Page

View it Online

Download Datasheet

    W631GG6KB-15 W631GG6KB12A W631GG6KB12I W631GG6KB12K W631GG6KB15I W631GG6KB-11 W631GG6KB-12 W631GG6KB15A W631GG6KB15K

Winbond
Part No. W631GG6KB-15 W631GG6KB12A W631GG6KB12I W631GG6KB12K W631GG6KB15I W631GG6KB-11 W631GG6KB-12 W631GG6KB15A W631GG6KB15K
Description Double data Rate architecture: two data transfers per clock cycle

File Size 1,961.75K  /  158 Page

View it Online

Download Datasheet

    Elite Semiconductor Mem...
Part No. M13S2561616A-2S
Description Double-data-rate architecture, two data transfers per clock cycle

File Size 1,252.21K  /  49 Page

View it Online

Download Datasheet

For 2 x 2 clock data switch buffer Found Datasheets File :: 150+       Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of 2 x 2 clock data switch buffer

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
0.34785008430481