| |
|
 |
ICSI
|
| Part No. |
IC43R16800
|
| OCR Text |
..., active on both edges On-Chip dll aligns DQ and DQs transitions with CK transitions Differential clock inputs CK and CK
Features
The ICSI IC43R16800 is a four bank DDR DRAM organized as 2 banks x 4Mbit x 16. The IC43R16800 achieves... |
| Description |
DYNAMIC RAM
|
| File Size |
1,292.28K /
56 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronics Inc
|
| Part No. |
K4D623238B-QC45
|
| OCR Text |
... Bi-directional Data Strobe and dll (100-Pin TQFP)
Revision 1.2 September 2001
Samsung Electronics reserves the right to change products or specification without notice.
-1-
Rev. 1.2 (Sep. 2001)
K4D623238B-QC
Revision Histor... |
| Description |
IC,SDRAM,DDR,4X512KX32,CMOS,TQFP,100PIN,PLASTIC
|
| File Size |
147.89K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Semiconductor Co., Ltd.
SAMSUNG SEMICONDUCTOR CO. LTD.
Samsung Electronic
|
| Part No. |
M470T2953BS0-CD5_CC M470T6554BG0-CD5_CC M470T6554BG3-CD5_CC M470T6554BGZ0-CD5_CC M470T6554BGZ3-CD5_CC M470T6554BZ0-LD5_CC M470T6554BZ3-LD5_CC M470T2953BY0-LD5_CC M470T3354BG0-CD5_CC M470T3354BG3-CD5_CC M470T3354BGZ0-CD5_CC M470T3354BGZ3-CD5_CC M470T2953BSY3-CD5_CC M470T3354BZ0-LD5_CC M470T3354BZ3-LD5_CC M470T2953BY3-LD5_CC M470T2953BS3-CD5_CC M470T2953BSY0-CD5_CC M470T2953BXX M470T2953BY0 M470T2953BY0-LD5/CC M470T3354BZ0-LD5/CC M470T6554BZ0-LD5/CC M470T2953BS0-CD5/CC M470T3354BG0-CD5/CC M470T6554BG0-CD5/CC M470T3354BZ3-LD5/CC M470T2953BY3-LD5/CC M470T6554BZ3-LD5/CC M470T3354BG3-CD5/CC M470T6554BG3-CD5/CC M470T2953BSY0-CD5/CC M470T2953BSY3-CD5/CC M470T2953BS3-CD5/CC M470T3354BGZ0-CD5/CC M470T3354BGZ3-CD5/CC M470T6554BGZ3-CD5/CC M470T6554BGZ0-CD5/CC
|
| OCR Text |
...ge of CK . A Delay Locked Loop (dll) circuit is driven from the clock input and output timing for read operations is synchronized to the input clock. Activates the DDR2 SDRAM CK signal when high and deactivates the CK signal when low, By de... |
| Description |
40 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor 200pin缓冲的SODIMM基于512Mb乙芯4位非ECC
200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC 200pin缓冲的SODIMM基于512Mb乙芯64位非ECC
64M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
32M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC 200pin缓冲的SODIMM基于512Mb乙芯4位非ECC
128M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
Triac; Thyristor Type:Snubberless; Peak Repetitive Off-State Voltage, Vdrm:400V; On State RMS Current, IT(rms):6A; Gate Trigger Current (QI), Igt:35mA; Current, It av:6A; Gate Trigger Current Max, Igt:35mA RoHS Compliant: Yes
|
| File Size |
325.20K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel Corp
|
| Part No. |
PC107ANBSP
|
| OCR Text |
... Address Translator PCI Arbiter dll PLL Fanout Buffers
Central Control Unit
SDRAM_SYNC_IN SDRAM Clocks CPU Clocks PCI_SYNC_IN PCI Bus Clocks
5 IRQs/ 16 Serial Interrupts
32-Bit PCI Interface
Five Request/Grant Pairs
OSC_IN... |
| Description |
PCI Bus Bridge Memory Controller, 100 MHz. Preliminary Specifrication Alpha Site
|
| File Size |
412.19K /
43 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx
|
| Part No. |
XC2S300E-6PQ208C
|
| OCR Text |
...M (block and distributed form), dll clock drivers, programmable set and reset on all flip-flops, fast carry logic, and many other features.
Spartan-IIE Family Compared to Spartan-II Family
* * * * * Higher density and more I/O Higher pe... |
| Description |
IC,FPGA,6912-CELL,CMOS,QFP,208PIN,PLASTIC
|
| File Size |
41.78K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
2001664
|
| OCR Text |
...TRA-2488 device issue where the dll might lock to an invalid clock reference after a chip reset, a workaround is provided that resets the dll after a software chip reset is performed.
*
Proprietary and Confidential to PMC-Sierra, Inc.... |
| Description |
From old datasheet system
|
| File Size |
131.27K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
