| |
|
 |
ICS
|
| Part No. |
ICS8702
|
| OCR Text |
LVCMOS CLOCK GENERATOR
FEATURES
* 20 LVCMOS outputs, 7 typical output impedance * 1 differential clock input pair * CLK, nCLK supports the...to 250MHz * Translates any differential input signal (LVPECL, LVHSTL, LVDS) to LVCMOS levels without... |
| Description |
Low Skew, ÷1, ÷2, Clock Generator
|
| File Size |
88.01K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS873034
|
| OCR Text |
...rs and the outputs are enabled. LVCMOS/LVTTL interface levels. Bias voltage. Pullup/ Clock input. Defaults to VCC/2 (.66) when left open. LVPECL interface levels. Pulldown Pulldown Clock input. Default LOW when left floating. LVPECL interfa... |
| Description |
Low Skew, ÷2, ÷4, ÷8, Differential-to-LVPECL Clock Generator. Industrial Temperature.
|
| File Size |
256.16K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8732-01
|
| OCR Text |
...ble differential CLK0, nCLK0 or LVCMOS/LVTTL CLK1 inputs * CLK0, nCLK0 supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ...to 700MHz * External feedback for "zero delay" clock regeneration with configurable frequencies * Cy... |
| Description |
Low Skew, 1-to-10, LVPECL Clock Multiplier/Zero Delay Buffer
|
| File Size |
145.68K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS87322BI
|
| OCR Text |
...rs and the outputs are enabled. LVCMOS / LVTTL interface levels. Selects divide value for Bank A output as described in Table 3C. LVCMOS / L...to internal input resistors. See Table 2, Pin Characteristics, for typical values.
87322BYI
ww... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator. Industrial Temperature.
|
| File Size |
149.45K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
Integrated Device Technology, Inc.
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
M1020 M1021 M1021-13-161.1328LF M1021-13I161.1328LF M1020-11-155.5200LF M1020-11I167.3280LF
|
| OCR Text |
...LVPECL, as well as single-ended LVCMOS, LVTTL Loss of Lock (LOL) output pin Narrow Bandwidth control input (NBW pin) Hitless Switching (HS) options with or without Phase Build-out (PBO) to enable SONET (GR-253) / SDH (G.813) MTIE and TDE... |
| Description |
Frequency Translation PLL Family with Loss of Lock indicator and Hitless Switching options
ATM/SONET/SDH SUPPORT CIRCUIT, CQCC36 9 X 9 MM, CERAMIC, LCC-36
|
| File Size |
307.50K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX9173
|
| OCR Text |
...l inputs and translates them to LVCMOS/LVTTL outputs. The MAX9173 inputs are high impedance and require an external termination resistor when used in a point-topoint connection. The device supports a wide common-mode input range of 0.05V to... |
| Description |
Quad LVDS Line Receiver with Flow-Through Pinout and ?n-PathFail-Safe 四路LVDS线接收器，引脚按信号流向排列，带有通道失效保护
Quad LVDS Line Receiver with Flow- Through Pinout and “In-Path?Fail-Safe
Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe
|
| File Size |
337.24K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
MAX9324
|
| OCR Text |
LVCMOS Output Clock and Data Driver
General Description
The MAX9324 low-skew, low-jitter, clock and data driver distributes a differential LVPECL input to four differential LVPECL outputs and one single-ended LVCMOS output. All outputs de... |
| Description |
One-to-Five LVPECL/LVCMOS Output Clock and Data Driver
|
| File Size |
270.02K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
