| |
|
 |
Micron Technology Inc
|
| Part No. |
MT58L64L36DT-10
|
| OCR Text |
...d output buffer supply (VDDQ) * snooze MODE for reduced-power standby * Common data inputs and data outputs * Individual BYTE WRITE control and GLOBAL WRITE * Three chip enables for simple depth expansion and address pipelining * Clock-cont... |
| Description |
SYNC SRAM,64KX36,CMOS,QFP,100PIN,PLASTIC
From old datasheet system
|
| File Size |
404.24K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
TOSHIBA
|
| Part No. |
TC55VD818FFI-133
|
| OCR Text |
...ept output enable oe and the snooze pin zz are synchronized with the rising edge of the clk input. a read operation is initiated by the adv address advanced input signal ; the input from the address pins and all control pins except the... |
| Description |
524,288-WORD BY 18-BIT SYNCHRONOUS NO-TURNAROUND STATIC RAM
|
| File Size |
571.19K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solution
|
| Part No. |
IS61LP6432A
|
| OCR Text |
...0-pin tqfp package power-down snooze mode power supply: +3.3v v dd +3.3v or 2.5v v ddq (i/o) lead-free available description the issi is61lp 6432a/36a is a high-speed synchronous static ram designed to provide a burstable, high-... |
| Description |
64K x 32 or 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM
|
| File Size |
143.20K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT58L128L18D
|
| OCR Text |
...output buffer supply (v dd q) ? snooze mode for reduced-power standby ? common data inputs and data outputs ? individual byte write control and global write ? three chip enables for simple depth expansion and address pipelining ? clock-cont... |
| Description |
128K x 18,3.3V I/O, Pipelined, Double-Cycle Deselect锛?yncBurst SRAM(2Mb锛?.3V杈??/杈??锛??姘寸嚎寮????惊???娑???╋??????????RAM)
|
| File Size |
426.16K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS61NLF12832-9TQ
|
| OCR Text |
...ut buffer supply: +3.3v/2.5v zz snooze enable pin configuration a b c d e f g h j k l m n p r t u vccq nc nc dqc1 dqc2 vccq dqc5 dqc7 vccq dqd1 dqd4 vccq dqd6 dqd8 nc nc vccq a6 ce2 a7 nc dqc3 dqc4 dqc6 dqc8 vcc dqd2 dqd3 dqd5 dqd7 nc a5 nc... |
| Description |
128K X 32 ZBT SRAM, 9 ns, PQFP100
|
| File Size |
136.77K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
ISSI
|
| Part No. |
IS61LF25632 IS61LF25636 IS61LF51218
|
| OCR Text |
...VDD + 3.3V or 2.5V VDDQ (I/0) * snooze MODE for reduced-power standby * T version (three chip selects) * J version (PBGA Package with JTAG) * D version (two chip selects) * JTAG Boundary Scan for PBGA.
ISSI
OCTOBER 2002
(R)
DESCRI... |
| Description |
(IS61LF25632 / IS61LF25636 / IS61LF51218) 256Kx32 Synchronous Flow-through Static RAM
|
| File Size |
219.30K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
