| |
|
 |
ICSI
|
| Part No. |
IC43R16800
|
| OCR Text |
...DR) Bidirectional Data Strobe (dqs) for input and output data, active on both edges On-Chip DLL aligns DQ and dqs transitions with CK transitions Differential clock inputs CK and CK
Features
The ICSI IC43R16800 is a four bank DDR D... |
| Description |
DYNAMIC RAM
|
| File Size |
1,292.28K /
56 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronics Inc
|
| Part No. |
K4D623238B-QC45
|
| OCR Text |
...Data strobe * DLL aligns DQ and dqs transitions with Clock transition * Edge aligned data & data strobe output * Center aligned data & data strobe input * DM for write masking only * Auto & Self refresh * 16ms refresh period (2K cycle) * 10... |
| Description |
IC,SDRAM,DDR,4X512KX32,CMOS,TQFP,100PIN,PLASTIC
|
| File Size |
147.89K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
Cypress Semiconductor Corp.
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C1350F CY7C1350F-100AC CY7C1350F-100AI CY7C1350F-100BGI CY7C1350F-100BGC CY7C1350F-225AI CY7C1350F-225BGI CY7C1350F-250BGI CY7C1350F-133AC CY7C1350F-133AI CY7C1350F-133BGC CY7C1350F-133BGI CY7C1350F-166AC CY7C1350F-166AI CY7C1350F-166BGC CY7C1350F-166BGI CY7C1350F-200AC CY7C1350F-200AI CY7C1350F-200BGC CY7C1350F-200BGI CY7C1350F-225AC CY7C1350F-225BGC CY7C1350F-250AC CY7C1350F-250AI CY7C1350F-250BGC
|
| OCR Text |
...O U T P U T B U F F E R S
E
dqs DQPA DQPB DQPC DQPD
E
INPUT REGISTER 1
E
INPUT REGISTER 0
E
OE CE1 CE2 CE3
ZZ
READ LOGIC
SLEEP CONTROL
Note: 1. For best-practices recommendations, please refer to the Cypress ... |
| Description |
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture 128K X 36 ZBT SRAM, 2.8 ns, PBGA119
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture 128K X 36 ZBT SRAM, 4.5 ns, PQFP100
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture 128K X 36 ZBT SRAM, 2.6 ns, PBGA119
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture 128K X 36 ZBT SRAM, 2.6 ns, PQFP100
CABLE ASSEMBLY; LEAD-FREE SOLDER; SMA MALE TO SMA MALE; 50 OHM, PE-SR047FL (.047" RE-SHAPABLE) 128K X 36 ZBT SRAM, 3.5 ns, PQFP100
4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture 128K X 36 ZBT SRAM, 2.8 ns, PQFP100
4-Mb (128K x 36) Pipelined SRAM with Nobl(TM) Architecture
|
| File Size |
391.04K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Semiconductor Co., Ltd.
SAMSUNG SEMICONDUCTOR CO. LTD.
Samsung Electronic
|
| Part No. |
M470T2953BS0-CD5_CC M470T6554BG0-CD5_CC M470T6554BG3-CD5_CC M470T6554BGZ0-CD5_CC M470T6554BGZ3-CD5_CC M470T6554BZ0-LD5_CC M470T6554BZ3-LD5_CC M470T2953BY0-LD5_CC M470T3354BG0-CD5_CC M470T3354BG3-CD5_CC M470T3354BGZ0-CD5_CC M470T3354BGZ3-CD5_CC M470T2953BSY3-CD5_CC M470T3354BZ0-LD5_CC M470T3354BZ3-LD5_CC M470T2953BY3-LD5_CC M470T2953BS3-CD5_CC M470T2953BSY0-CD5_CC M470T2953BXX M470T2953BY0 M470T2953BY0-LD5/CC M470T3354BZ0-LD5/CC M470T6554BZ0-LD5/CC M470T2953BS0-CD5/CC M470T3354BG0-CD5/CC M470T6554BG0-CD5/CC M470T3354BZ3-LD5/CC M470T2953BY3-LD5/CC M470T6554BZ3-LD5/CC M470T3354BG3-CD5/CC M470T6554BG3-CD5/CC M470T2953BSY0-CD5/CC M470T2953BSY3-CD5/CC M470T2953BS3-CD5/CC M470T3354BGZ0-CD5/CC M470T3354BGZ3-CD5/CC M470T6554BGZ3-CD5/CC M470T6554BGZ0-CD5/CC
|
| OCR Text |
... on-die termination for DQ, DM, dqs, and dqs signals if enabled via the DDR2 SDRAM Extended Mode Register Set (EMRS). During a Bank Activate command cycle, defines the row address when sampled at the cross point of the rising edge of CK and... |
| Description |
40 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor 200pin缓冲的SODIMM基于512Mb乙芯4位非ECC
200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC 200pin缓冲的SODIMM基于512Mb乙芯64位非ECC
64M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
32M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
200pin Unbuffered SODIMM based on 512Mb B-die 64bit Non-ECC 200pin缓冲的SODIMM基于512Mb乙芯4位非ECC
128M X 64 DDR DRAM MODULE, 0.5 ns, ZMA200 ROHS COMPLIANT, SODIMM-200
Triac; Thyristor Type:Snubberless; Peak Repetitive Off-State Voltage, Vdrm:400V; On State RMS Current, IT(rms):6A; Gate Trigger Current (QI), Igt:35mA; Current, It av:6A; Gate Trigger Current Max, Igt:35mA RoHS Compliant: Yes
|
| File Size |
325.20K /
19 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
