|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
72V3664L15PFG8
|
OCR Text |
...and almost-full flags; each has five default offsets (8, 16, 64, 256 and 1,024 ) ? ? ? ? ? serial or parallel programming of partial flags ? ? ? ? ? port b bus sizing of 36 bits (long word), 18 bits (word) and 9 bits (byte) ? ? ? ? ? big- o... |
Description |
3.3 VOLT CMOS SyncBiFIFO WITH BUS-MATCHING
|
File Size |
291.17K /
37 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Device Techn...
|
Part No. |
72V3653L15PFG8 72V3673L15PFG8 72V3663L15PFG8
|
OCR Text |
...and almost-full flags; each has five default offsets (8, 16, 64, 256 and 1,024) ? ? ? ? ? serial or parallel programming of partial flags ? ? ? ? ? port b bus sizing of 36 bits (long word), 18 bits (word) and 9 bits (byte) ? ? ? ? ? big- or... |
Description |
3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
|
File Size |
197.23K /
30 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|