| |
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
89HPES24N3YCBX
|
| OCR Text |
...ching functions between a pcie? upstream port and two down- stream ports or peer-to-peer s witching between downstream ports. features high performance pci express switch ? 24 pci express lanes (2.5gbps), 3 switch ports ? low latency cut-t... |
| Description |
PCI BUS CONTROLLER, PBGA420
|
| File Size |
293.11K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
89HPES24N3A
|
| OCR Text |
...functions between a pci express upstream port and two downstream ports or peer-to-peer sw itching between downstream ports. the 89hpes24n3a offers an enhanced architecture and feature set in a package that is pin-compatible with the first g... |
| Description |
24-Lane 3-Port PCI Express??Switch
|
| File Size |
41.31K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
89HPES24N3AZABX
|
| OCR Text |
...functions between a pci express upstream port and two downstream ports and supports switching between downstream ports. features high performance pci express switch ? twenty-four 2.5 gbps pci express lanes ? three switch ports ? upstream p... |
| Description |
PCI BUS CONTROLLER, PBGA420
|
| File Size |
278.93K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Vitesse Semiconductor, Corp.
|
| Part No. |
VSC8163
|
| OCR Text |
...ription low-speed interface the upstream device should use the clk16o as the timing source for its final output latch (see figure 1). the upstream device should then generate a clk16i phase aligned with the data. the vsc8163 will latch d[15... |
| Description |
OC-48 16:1 SONET/SDH MUX with Clock Generator MUX/DEMUX, PQFP128
|
| File Size |
194.36K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
