| |
|
 |
MICRON
|
| Part No. |
MT46H16M32
|
| OCR Text |
...l data strobe per byte of data (dqs) * Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle * Differential clock inputs (CK and CK#) * Commands entered on each positive CK edge * dqs edge-aligned with d... |
| Description |
Mobile Double Data Rate (DDR) SDRAM
|
| File Size |
89.85K /
3 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Freescale (Motorola)
ETC[ETC]
FREESCALE[Freescale Semiconductor, Inc]
|
| Part No. |
MCF5473 MCF547X MCF5470 MCF5471 MCF5472 MCF5474 MCF5475
|
| OCR Text |
...DM[3:0], SDWE, SDBA[1:0] SDRAMC dqs and clocks (SDdqs[3:0], SDRdqs, SDCLK[1:0], SDCLK[1:0], SDCKE) SDRAMC chip selects (SDCS[3:0]) FlexBus (AD[31:0], FBCS[5:0], ALE, R/W, BE/BWE[3:0], OE) FEC (EnMDIO, EnMDC, EnTXEN, EnTXD[3:0], EnTXER Timer... |
| Description |
MCF547x Integrated Microprocessor Electrical Characteristics
|
| File Size |
691.87K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronics Inc
|
| Part No. |
K4H511638D
|
| OCR Text |
...le
* Bidirectional data strobe(dqs) * Four banks operation * Differential clock inputs(CK and CK ) * DLL aligns DQ and dqs transition with CK transition * MRS cycle with address key programs
DDR SDRAM
-. Read latency 2, 2.5 (clock) -... |
| Description |
IC,SDRAM,DDR,4X8MX16,CMOS,TSSOP,66PIN,PLASTIC
|
| File Size |
53.66K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
