| |
|
 |
PDGDLED
|
| Part No. |
HS0038
|
| OCR Text |
...0 v p p 5 00 600 700 s t pwh vin=5 0 mvp p 5 00 600 700 s , 600/ 9 00 s , 5c m , 50 5.: 6 .: vcc 6 .0 v topr 2085 tstg 40125 tsol 240 www.datasheet.co.kr datasheet pdf - http://www.datasheet4u.net/
hs00... |
| Description |
Infrared Receiver Module
|
| File Size |
300.56K /
4 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Analog Devices, Inc.
|
| Part No. |
AD9853-45PCB
|
| OCR Text |
...inimum clock pulsewidth high (t pwh ) full iv 10 ns maximum clock rise/fall time full iv 100 ns minimum data setup time (t ds ) full iv 10 ns minimum data hold time (t dh ) full iv 10 ns minimum clock setupstop condition (t cs ) full iv 10 ... |
| Description |
Programmable Digital OPSK/16-QAM Modulator
|
| File Size |
340.76K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
VARITRONIX[Varitronix international limited]
|
| Part No. |
MGLS12864D-LV-FSTN-WHITE VL-FS-MGLS12864D-56 MGLS12864D-56
|
| OCR Text |
...Data Hold Time (Read) Symbol tC pwh PWL tR tF tASU tAH tDSU tD tDHW tDHR Min. 1000 450 450 140 10 200 10 20 Typ. Max. 25 25 320 Unit ns ns ns ns ns ns ns ns ns ns ns
VL-FS-MGLS12864D-56 REV. B (MGLS12864D-LV-FSTN-WHITE LED) JAN/2003
PAG... |
| Description |
SPECIFICATION OF LCD MODULE TYPE
|
| File Size |
262.56K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
PDGDLED
|
| Part No. |
SM0038
|
| OCR Text |
...0 v p p 5 00 600 700 s t pwh vin=5 0 mvp p 5 00 600 700 s , 600/ 9 00 s , 5c m , 50 5.: 6 .: vcc 6 .0 v topr 2085 tstg 40125 tsol 240 www.datasheet.co.kr datasheet pdf - http://www.datasheet4u.net/
hs00... |
| Description |
Infrared Receiver Module (SM0038 = HS0038)
|
| File Size |
300.56K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
ONSEMI[ON Semiconductor]
|
| Part No. |
AND8090 AND8090D MC100H601 MC100H601FN MC10H106FN NBSG111BA NBSG11BAR2 NBC12429FAR2 NBSG53ABAR2 MC100EP016AFAR2 MC100EP809FAR2 MC10SX1190 MC100LVE222 MC10EP451FAR2 NB100ELT23LDTR2 MC10EP131FA MC100LVEL30 MC10H165FNR2 MC100E210FN MC100EL12DT MC100EP105FAR2 MC10H106FNR2
|
| OCR Text |
...H * VOL
VOH LOW VOUTpp VOL 50% pwh PWL
50% duty cycle input. A 50% duty cycle input/output is shown in Figure 9. Note that the HIGH and LOW pulse widths (pwh and PWL respectively) are equal for a 50% duty cycle signal.
HIGH 50%
Fift... |
| Description |
3.3V / 5V ECL Quad 2-Input Differential AND/NAND
5V ECL Low Impedance Driver
LOW VOLTAGE DUAL 1:4, 1:5 DIFFERENTIAL FANOUT BUFFER
8 Input Priority Encoder
3.3V ECL Triple D-Type Flip-Flop with Set and Reset
3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential Clock
3.3V Dual Differential LVPECL to LVTTL Translator
3.3V / 5V ECL 6-Bit Differential Register with Master Reset
3.3V ECL 1:15 Differential ÷1/÷2 Clock Driver
Fibre Channel Coaxial Cable Driver and Loop Resillency Circuit
3.3 V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
3.3V / 5V ECL 8-Bit Synchronous Binary Up Counter
2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
3.3V / 5V Programmable PLL Synthesized Clock Generator (25 to 400 MHz)
2.5 V/3.3 V SiGe 1:2 Differential Clock Driver with RSECL Outputs
2.5 V/3.3 V SiGe 1:10 Differential Clock Driver with RSECL Outputs
Triple 4-3-3-Input NOR Gate
9-Bit ECL-TTL Translator
AC Characteristics of ECL Devices
|
| File Size |
896.76K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Analog Devices, Inc.
|
| Part No. |
AD9853
|
| OCR Text |
...inimum clock pulsewidth high (t pwh ) full iv 10 ns maximum clock rise/fall time full iv 100 ns minimum data setup time (t ds ) full iv 10 ns minimum data hold time (t dh ) full iv 10 ns minimum clock setupstop condition (t cs ) full iv 10 ... |
| Description |
Programmable Digital QPSK/16-QAM Modulator(可编程数字的四相移键16-正交幅度调制的调节器) 可编程数QPSK/16-QAM调制器（可编程数字的四相移键 16 -正交幅度调制的调节器
|
| File Size |
342.88K /
31 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
