|
|
|
Cypress Semiconductor Corp.
|
Part No. |
CY7C1330 7C1330
|
OCR Text |
...rts Stop Clock option for power conservation
Functional Description
The CY7C1330 is 3.3V 64K by 32 synchronous-pipelined cache SRAM designed to support zero wait state secondary cache with minimal glue logic. All synchronous inputs pass... |
Description |
64K x 32 Synchronous-Pipelined Cache RAM(64K x 32 同步流水线式高速缓冲存储器 RAM) From old datasheet system
|
File Size |
316.54K /
16 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress
|
Part No. |
CY7C1336 7C1336
|
OCR Text |
...HIGH places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not... |
Description |
64K x 32 Synchronous Flow-Through 3.3V Cache RAM From old datasheet system
|
File Size |
189.16K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
Cypress Semiconductor Corp.
|
Part No. |
CY7C1337 7C1337
|
OCR Text |
...rts Stop Clock option for power conservation
Functional Description
The CY7C1337 is 3.3V 32K by 32 synchronous-pipelined cache SRAM designed to support zero wait state secondary cache with minimal glue logic. All synchronous inputs pass... |
Description |
32K x 32 Synchronous-Pipelined Cache RAM(32K x 32 同步流水线式高速缓冲存储器 RAM) From old datasheet system
|
File Size |
320.45K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|