|
|
|
Integrated Device Techn...
|
Part No. |
85314AGI-11LFT 85314AMI-11LFT
|
OCR Text |
... clock outputs are disabled or enabled following a falling input clock edge as shown in figure 1. in the active mode, the state of the outputs are a function of the clk0, nclk0 and clk1, nclk1 inputs as described in table 3b. figure 1.... |
Description |
LVPECL Fanout Buffer
|
File Size |
391.21K /
21 Page |
View
it Online |
Download Datasheet |
|
|
|
Integrated Device Techn...
|
Part No. |
85310AYI-11LFT
|
OCR Text |
...e clock outputs are disabled or enabled following a rising and falling input clock edge as shown in fi gure 1. in the active mode, the state of the outpu ts are a function of the clk0, nclk0 and clk1, nclk1 input as described in table 3b. ... |
Description |
Low Skew, 1-to-10 Differential-to-3.3V, 2.5V LVPECL/ECL Fanout Buffer
|
File Size |
266.11K /
18 Page |
View
it Online |
Download Datasheet |
|
|
|
TI store
|
Part No. |
74LVTH162245DLRG4
|
OCR Text |
...ration oe dir a port b port l l enabled hi-z b data to a bus l h hi-z enabled a data to b bus h x hi-z hi-z isolation (1) input circuits of the data i/os always are active. logic diagram (positive logic) 3 submit documentation feedback www... |
Description |
<font color=red>[Old version datasheet]</font> 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
|
File Size |
466.06K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|