| |
|
 |
Intersil
|
| Part No. |
IS82C88 MD82C88 8406901RA 84069012A CP82C88-10
|
| OCR Text |
...e (CEN) input acts as a command qualifier for the 82C88. If the CEN pin is high, the 82C88 functions normally. If the CEN pin is pulled LOW, all command lines are held in their inactive state (not three-state). This feature can be used to i... |
| Description |
CMOS Bus Controller
|
| File Size |
134.24K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
1672G
|
| OCR Text |
...lave-to-master clock time Clock qualifier setup/hold 3.5 ns 8 ns or 0.1% (whichever is greater) 34.4 seconds 4.29 x 109 states 6.67 ns 0.0 ns 4.0 ns 4.0/0 ns fixed
GROUND
Figure 15. Equivalent Probe Load for the 01650-61608 General-Pur... |
| Description |
1672G Standalone Logic Analyzer with 500 MHz Timing/150 MHz State 68 Channels 128K Memory
|
| File Size |
1,657.90K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intersil
|
| Part No. |
82C88
|
| OCR Text |
...e (CEN) input acts as a command qualifier for the 82C88. If the CEN pin is high, the 82C88 functions normally. If the CEN pin is pulled LOW, all command lines are held in their inactive state (not three-state). This feature can be used to i... |
| Description |
Bus Controller CMOS 8MHz
|
| File Size |
154.49K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09269 CY7C09369 7C09389
|
| OCR Text |
...trobe Input. Used as an address qualifier. This signal should be asserted LOW to access the part using an externally supplied address. Asserting this signal LOW also loads the burst counter with the address present on the address pins. Chip... |
| Description |
16K/32K/64K x16/18Synchronous Dual Port Static RAM
From old datasheet system
|
| File Size |
345.01K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09159 CY7C09169 7C09169
|
| OCR Text |
...trobe Input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins. Chip Enable Input. To ... |
| Description |
8K/16K x 9Synchronous Dual-Port Static RAM
From old datasheet system
|
| File Size |
323.87K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C09159V CY7C09169V 7C09169V
|
| OCR Text |
...trobe Input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins. Chip Enable Input. To ... |
| Description |
3.3V 8K/16K x 9Synchronous Dual Port Static RAM
From old datasheet system
|
| File Size |
321.33K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
