| |
|
 |
Integrated Silicon Solution
|
| Part No. |
IS42S32800D
|
| OCR Text |
...chip select ras row address strobe command cas column address strobe command v dd dq0 v dd q dq1 dq2 v ss q dq3 dq4 v dd q dq5 dq6 v ss q dq7 nc v dd dqm0 we cas ras cs a11 ba0 ba1 a10 a0 a1 a2 dqm2 v dd nc dq16 v ss q dq17 dq18 v... |
| Description |
8M x 32 256Mb SYNCHRONOUS DRAM
|
| File Size |
862.59K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MT41J1G4THD-15 MT41J512M8THD-187E MT41J512M8THD-15
|
| OCR Text |
...ative edge of ck#. output data strobe (dqs, dqs#) is re ferenced to the crossings of ck and ck#. cke[1:0] input clock enable: cke enables (registered high) and di sables (registered low) internal circuitry and clocks on the dram. the sp... |
| Description |
64M X 4 DDR DRAM, 1.5 ns, PBGA78
32M X 8 DDR DRAM, 1.87 ns, PBGA78
32M X 8 DDR DRAM, 1.5 ns, PBGA78
|
| File Size |
455.80K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
MT41J1G4THD-187ED MT41J1G4THU-187A MT41J1G4THU-15A
|
| OCR Text |
...ative edge of ck#. output data strobe (dqs, dqs#) is re ferenced to the crossings of ck and ck#. cke[1:0] input clock enable: cke enables (registered high) and di sables (registered low) internal circuitry and clocks on the dram. the sp... |
| Description |
1G X 4 DDR DRAM, PBGA78
1G X 4 DDR DRAM, PBGA82
|
| File Size |
455.67K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
