|
|
|
Motorola
|
Part No. |
MPC7400ED MPC7400EC
|
OCR Text |
...namic prediction -- 64-entry, 4-way set associative Branch Target Instruction Cache (BTIC) for eliminating branch delay slots Dispatch unit -- Full hardware detection of dependencies (resolved in the execution units) -- Dispatch two instruc... |
Description |
RISC Microprocessor Hardware Specifications From old datasheet system
|
File Size |
244.94K /
44 Page |
View
it Online |
Download Datasheet |
|
|
|
Motorola
|
Part No. |
MPC862ED MPC862EC
|
OCR Text |
...ruction cache (MPC862P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets. - 8-Kbyte data cache (MPC862P) is two-way, set-associative with 256 s... |
Description |
Hardware Specifications From old datasheet system
|
File Size |
475.98K /
88 Page |
View
it Online |
Download Datasheet |
|
|
|
Motorola
|
Part No. |
MPC7441ED MPC7441EC
|
OCR Text |
...ction - 128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into... |
Description |
RISC Microprocessor Hardware Specifications From old datasheet system
|
File Size |
529.54K /
40 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|