| |
|
 |
SILICON STORAGE TECHNOLOGY INC
|
| Part No. |
SST34HF3242C-70-4E-L1PE
|
| OCR Text |
...rchitecture for concurrent read/write operation ? 32 mbit top sector protection ? sst34hf32x4x: 8 mbit + 24mbit ? sst34hf32x2x: 4 mbit + 28 mbit (p)sram organization: ? 4 mbit: 256k x16 ? 8 mbit: 512k x16 single 2.7-3.3v read and write... |
| Description |
SPECIALTY MEMORY CIRCUIT, PBGA56
|
| File Size |
504.74K /
40 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SPANSION LLC
|
| Part No. |
S98WS064RBOHI0023
|
| OCR Text |
....8 volt-only si multaneous read/write, burst mode flash memory with 32 megabit (2m x 16-b it) cellularram data sheet (advance information) notice to readers: this document states the current techni cal specifications regarding the spans... |
| Description |
SPECIALTY MEMORY CIRCUIT, PBGA88
|
| File Size |
310.28K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
MACRONIX INTERNATIONAL CO LTD
|
| Part No. |
MX29GA128EHXCI-90G
|
| OCR Text |
...ead buffer ? 64-byte/32-word write buffer ? latch-up protected to 100ma from -1v to 1.5xvcc ? low vcc write inhibit : vcc vlko ? compatible with jedec standard - pinout and software compatible to single power supply flash ? ... |
| Description |
16M X 8 FLASH 3V PROM, 90 ns, PBGA64
|
| File Size |
2,262.28K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT58L128L32D1
|
| OCR Text |
... data outputs ? individual byte write control and global write ? three chip enables for simple depth expansion and address pipelining ? clock-controlled and registered addresses, data i/os and control signals ? internally self-timed write c... |
| Description |
128K x 32锛?.3V I/O Pipelined, DCD SyncBurst SRAM(4Mb锛?.3V杈??/杈??锛??姘寸嚎寮????惊???娑???╋??????????瀛???ī
|
| File Size |
418.97K /
24 Page |
View
it Online |
Download Datasheet |
| |
|
|
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
MT58L128L32D1F-6
|
| OCR Text |
... data outputs individual byte write control and global write three chip enables for simple depth expansion and address pipelining clock-controlled and registered addresses, data i/os and control signals internally self-timed write c... |
| Description |
128K X 32 CACHE SRAM, 3.5 ns, PBGA165
|
| File Size |
437.01K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micron Technology, Inc.
|
| Part No. |
MT4LDT464HX
|
| OCR Text |
...executing any ras# cycle (read, write) or ras# refresh cycle (ras#-only, cbr or hidden) so that all combinations of ras# addresses are executed at least every t ref, regardless of sequence. the cbr refresh cycle will invoke the internal re... |
| Description |
SMALL-OUTLINE DRAM MODULE
|
| File Size |
618.85K /
32 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
