|
|
![](images/bg04.gif) |
ESS Technology
|
Part No. |
ES1990
|
OCR Text |
...rface. Select external codec by enabling Canyon3D_Base+38h [5]. Serial data frame sync output for AC-link interface. Select external codec by enabling Canyon3D_Base+38h [5]. General-purpose input/output. Serial clock for AC-link interface. ... |
Description |
Canyon3D 2LE PCI Audio Accelerator
|
File Size |
101.11K /
4 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MOTOROLA[Motorola, Inc]
|
Part No. |
MPC860SRZP50 MPC860SAR MPC860SRZP25 MPC860SRZP40
|
OCR Text |
...om memory (also known as AAL0), enabling other AAL protocols to be supported in software. ATM traffic types directly supported include constant bit rate (CBR) and unspecified bit rate (UBR), with a flexible hardware scheduler enabling imple... |
Description |
ATM communication controller
|
File Size |
44.46K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY22U1SCALGXI-00T
|
OCR Text |
... the output occurs immediately (enabling logic delays), regardless of the position in the clock cycle. similarly, exiting power down or enabling the output occurs immediately with no guarantee of full output clock pulses. however, when the... |
Description |
200 MHz, OTHER CLOCK GENERATOR, QCC8
|
File Size |
234.51K /
11 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|