|
|
|
|
Part No. |
MT8VDDT1664HDG-335XX
|
OCR Text |
... both edges of dqs. although dm pins are input-only, the dm loading is designed to match that of dq and dqs pins. ras#, cas#, we# input command inputs: ras#, cas#, and we# (along with s#) define the command being entered. s0#, s1# input... |
Description |
16M X 64 DDR DRAM MODULE, 0.75 ns, ZMA200
|
File Size |
490.71K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI SEMICONDUCTOR CO., LTD.
|
Part No. |
MSM7661
|
OCR Text |
...n i 2 c-bus data pin mode input pins. these pins are internally pulled-down. unused. fixed to "h" externally. clock select input pin. "l" ? double-speed 27 mhz, "h" ? ordinary 13.5 mhz input pin for testing. normally "l". internally pul... |
Description |
NTSC/PAL Digital Dencoder(NTSC/PAL?跺??板?璇????
|
File Size |
298.65K /
40 Page |
View
it Online |
Download Datasheet |
|
|
|
Mosel Vitelic
|
Part No. |
V54C365164VL
|
OCR Text |
... bga) wbga sdram (x4/x8/x16) 56 pins assignment (top view) nc vss nc vssq vddq dq3 nc nc nc vssq vddq dq2 vss nc dqm nc cke clk a11 ? a8 a9 a6 a7 a4 a5 nc vss dq7 vss nc vssq vddq dq6 dq5 nc nc vssq vddq dq4 vss nc dqm nc cke clk a11 ? a8 a... |
Description |
HIGH PERFORMANCE 225/200/166/143 MHz 3.3 VOLT 4M X 16 SYNCHRONOUS DRAM 4 BANKS X 1Mbit X 16
|
File Size |
706.89K /
56 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|