|
|
![](images/bg04.gif) |
Integrated Silicon Solution
|
Part No. |
IS61VF51232
|
OCR Text |
...elect single cycle deselect snooze mode for reduced-power standby jtag boundary scan for pbga package advance information october 2001 512k x 32, 512k x 36, 1024k x 18 synchronous flow-through static ram description the issi is61vf512... |
Description |
512K x 32 Synchronous Flow-through Static RAM
|
File Size |
221.47K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Hitachi America
|
Part No. |
HM66WP18512FP-60 HM66WP18512FP-40
|
OCR Text |
...d: GND Asynchronous power-down (snooze): This active HIGH input enables SRAM to enter a power-down (snooze) state with data retention. During snooze state, data retention is guaranteed. At this time, internal state of the SRAM is not preser... |
Description |
SRAM - Datasheet Reference From old datasheet system
|
File Size |
187.25K /
22 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Mitsubishi Electric Corporation MITSUBISHI[Mitsubishi Electric Semiconductor]
|
Part No. |
M5M5T5636G M5M5T5636GP-20
|
OCR Text |
...ut Enable (G#), Clock (CLK) and snooze Enable (ZZ). The HIGH input of ZZ pin puts the SRAM in the power-down state.The Linear Burst order (LBO#) is DC operated pin. LBO# pin will allow the choice of either an interleaved burst, or a linear ... |
Description |
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
File Size |
253.51K /
17 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|