Part Number Hot Search : 
22P6856 L7805 W1206 22532R XXXBA TC7SZ 364084 EP120660
Product Description
Full Text Search
 

To Download TH7899M Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Features
* * * * * * * * * * * *
Designed for Digital Photography, Graphic Arts, Medical and Scientific Applications Pixel 14 m x 14 m Photomos with 100% Aperture Image Zone: 28.67 mm x 28.67 mm Frame Readout Through 1, 2 or 4 Outputs Data Rates up to 4 x 20 MHz (Compatibility with 15 Frames/Second) Possible Binning 2 x 2 Pixels (Format 1024 x 1024 with Pixels of 28 m x 28 m) High Dynamic Range (up to 12600:1) even at: - Room Temperature - 20 MHz/Output Very Low Dark Current (MPP Mode) Optimized Resolution and Responsivity in the 400 - 1100 nm Spectrum Other Possible Full Frame Operating Modes: - 1536 x 2048 Pixels of 14 m x 14 m - 768 x 1024 Pixels of 28 m x 28 m Compatible with Fiber Optic Face Plate Coupling On Request: Frame Transfer Architecture (On-chip Memory Defined by Mechanical Shielding) Featuring: - 1024 (V) x 2048 (H) Active Pixels of 14 m x 14 m - 512 (V) x 1024 (H) Active Pixels of 28 m x 28 m - 512 (V) x 2048 (H) Active Pixels of 14 m x 14 m
Full Field CCD Image Sensor 2048 x 2048 Pixels TH7899M
Figure 1. TH7899M Organization
Rev. 2201A-IMAGE-02/02
1
General Description
The TH7899M sensor is a 2048 x 2048 full frame Charge Couple Device (CCD) designed for a wide range of applications due to both its operating mode flexibility and its high dynamic range combined with its high resolution. The device is 180 symmetrical so if it is not plugged in the right side it will not be damaged. The nominal photosensitive area is made up of 2048 x 2048 useful pixels split vertically in 4 zones A, B, C and D. Each zone can be driven separately by four-phase clocks (P1 P2 P3 and P4) allowing different operating modes as described in "Image Area" on page 3. There are two identical horizontal shift registers: one at the top of the image area (register A) and one at the bottom (register B). At each end of the two readout registers, a summing gate is located which can be clocked to allow a horizontal pixel summation in front of the on-chip output amplifier.
Applications
The TH7899M sensor is particularly suited to the following applications: * * * * * Digital photography Medical applications Graphic arts Industrial applications Scientific applications
Functional Description
Pixel
The pixel size is 14 m x 14 m with 100% aperture. The following figures show the pixel structure. Figure 2. Front View of a Photoelement
2
TH7899M
2201A-IMAGE-02/02
TH7899M
Figure 3. Cross Sectional View (AA') of a Photoelement and Potential Profile During Integration
Image Area
The image area consists of an array of 2048 x 2048 useful photoelements for imaging. The matrix also includes: * 7 columns of dark reference and 5 isolation columns (half covered) on the right and left sides. The isolation columns are to ensure the 2048 active columns and are 100% photosensitive, 8 supplementary lines in each zone A B C and D; these lines are useful when using an optical shield in case of frame transfer architecture with memory zone to correct smearing (digital correction).
*
Among these 8 lines in zones A and D, 3 lines at the top and at the bottom of the full image area are masked with aluminium, all the other supplementary lines are photosensitive. The image area is divided into 4 parts of 520 lines each (electrically but not optically). These 4 parts can be driven independently allowing different operating modes as described hereunder. Full Field Modes (No Mechanical Shield On Package) In such cases a mechanical shutter is needed to shield the array from incident illumination during the readout period to avoid parasitic signal (smearing) particularly at low data rates. Such a shutter is not necessary if no light is coming onto the photosensitive area during the readout time (e.g. in case of pulsed light source). There are mainly three different modes which can square with different optical formats, with readout optimized in speed or with simplified operating conditions.
3
2201A-IMAGE-02/02
Active Pixel Number 2048 (V) x 2048 (H) 2048 (V) x 2048 (H) 1024 (V) x 2048 (H) 1536 (V) x 2048 (H) 1365 (V) x 2048 (H)
Image Zone Dimension 28.67 mm (V) x 28.67 mm (H) 28.67 mm (V) x 28.67 mm (H) 14.34 mm (V) x 28.67 mm (H) 21.50 mm (V) x 28.67 mm (H) 19.11 mm (V) x 28.67 mm (H)
Useful Zones A, B, C and D A, B, C and D C and D B, C and D
Used Readout Register B A and B B B
Number of Possible Outputs 1 or 2 2 or 4 1 or 2 1 or 2
Configuration to be Used 1 2 2 3
Characteristics Simplified operating conditions 2048 x 2048 optimized data rate Adapted optical format Adapted optical format Equivalent 24 x 36mm ratio
512 (V) x 2048 (H) 7.17 mm (V) x 28.67 mm (H) A A 1 or 2 3 Adapted optical format Note: 1. Binned modes (2 x 2 or 2 x 1) can be used which will lead to specific binned formats in particular the format 1024 x 1024 with an equivalent pixel size of 28 m x 28 m.
Frame Transfer Modes (Option On Package On Request)
These cases involve placing an optical shield in the package (on request) to define one or two memory zones according to the application shown in the figures below.
Active Pixel Number 1024 (V) x 2048 (H) 1024 (V) x 2048 (H)
Image Zone Dimension 14.34 mm (V) x 28.67 mm (H) 14.34 mm (H) x 28.67 mm (H)
Useful Zones C and D B and C
Used Readout Register B A and B
Number of Possible Outputs 1 or 2 2 or 4
Configuration to be Used 4 5
Characteristics 1024 x 2048 simplified operating conditions 1024 x 2048 optimized data rate
512 (V) x 2048 (H) 7.17 mm (V) x 28.67 mm (H) A A 1 or 2 5 Adapted optical format Note: 1. Binned modes (2 x 2 or 2 x 1) can be used, this will lead to specific binned formats, in particular, the format 512 x 1024 with an equivalent pixel size of 28 m x 28 m.
4
TH7899M
2201A-IMAGE-02/02
TH7899M
Horizontal Registers
The sensor has two readout registers located at the top (register A) and at the bottom (register B) of the image area. They can be driven independently by two phase clocks. Nevertheless to allow a multiple charge transfer direction for the useful pixels (left, right or half left and half right), the two clocks are split into 6 clocks (LAi=1 to 6 for the A register and LBi=1 to 6 for the register B). The transfer direction is fixed by the connection mode of the six clocks into 2 clocks. The description of the connection with the transfer direction is described in "" on page 9. The readout register has 2072 stages, with a further 18 extra stages at each end. Whatever the chosen transfer direction for the useful pixels, the 18 extra pixels, the 7 dark references and the 5 isolations are always transferred to the nearest output as shown in the figure hereunder.
Figure 4. A and B Readout Register Structure
The readout register can be driven in the MPP mode if necessary.
Binned Modes
Two types of summation can be performed: * * Vertical summation in each stage of the serial register (A or B) Horizontal summation in an output summing well driven by S clock and located at each end of the readout registers (A and B).
Nevertheless, one summation can be performed in both the register and the output summing, allowing in this way, to have a resulting signal of (2 x 2) contiguous pixels from the image area. Thus, the sensor is equivalent to a 1024 x 1024 array of a 28 m x 28 m pixel. When using the binned mode with a charge level, after summation, smaller than 300 ke- (typical value) it is better (optimization of dynamic and linearity) to keep the conversion factor at 7 V/e- (with VGL = 1V and VDR = 13.5V). But for summing mode with charge level, after binning, higher than 300 ke-, the conversion factor should be reduced by increasing the VGL gate to 12V and the VDR reset drain to 15V. With such a method, the saturation charge is optimized for the binning mode. This summing technique leads to an increased signal to noise ratio, larger pixel size, higher frame rates (for vertical binning only) but at the expense of a loss in resolution.
5
2201A-IMAGE-02/02
Output Amplifiers
The TH7899M sensor has four output amplifiers. These are located in each corner of the device at the ends of the readout register. Charge packets are clocked to a precharge capacitor (floating diffusion) whose potential varies linearly with the quantity of charge in each packet. This potential is applied to the input gate of a two stage source follower amplifier and the output signal is read. Then, the reset clock R removes the charge from the floating diffusion via the reset drain VDR which imposes its reference level. Figure 5. On-chip Output Amplifier Structure
Multi-Pinned-Phase (MPP) Mode
The TH7899M sensor operates in the MPP mode in order to substantially decrease dark current (typically from 0.6 nA/cm2 to 25 pA/cm2 at 25C). Compared to standard technology, the MPP mode allows, while keeping all other performances unchanged, either to increase exposure time, or to operate at higher temperature. Dark current is due to thermal generation in the substrate of the CCD. The different generation sources are as follows: * * * surface states at the Si-SiO2 interface which is the main contribution generation and diffusion in the bulk generation in the depleted zone
If the gates are biased with adequate negative biases, holes appear at the Si-SiO2 interface and fill in the interface states suppressing their dark current contribution. As a result, only the minor bulk and depleted zone contributions remain.
Absolute Maximum Ratings*
Storage temperature..................................... -55C to + 150C Operating temperature ................................... -40C to + 85C Temperature cycling ...................................................15C/mn *NOTICE: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionally at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect reliability.
6
TH7899M
2201A-IMAGE-02/02
TH7899M
Maximum Applied Voltage Pins A3 A8 A13 A14 B3 B13 G1 G15 J1 J15 P3 P8 P13 R2 R3 R8 R13 Maximum voltage applied (VGB) with respect to the substrate VSS Pins B5 B4 P12 P11 P4 P5 P6 P7 B12 B11 B10 B9 H15 H1 R6 R5 A10 A11 A5 A4 R12 R11 R4 R7 A9 A12 R1 Pins B6 A6 B7 A7 P9 R9 P10 R10 Pins R1 R15 A1 A15 A2 R14 P2 P14 B2 B14 P1 P15 B1 B15 K1 K15 F1 F15 L1 L15 E1 E15 Pins M1 M15 D1 D15 Maximum voltage difference V between two pins of each group Pin group: R6 R5 P4 P5 P6 P7 H1 R4 R7 Pin group: A10 A11 B12 B11 B10 B9 H15 A9 A12 Pin group: B5 B6 A5 A6 B4 B7 A4 A7 P12 P9 R12 R9 P11 P10 R11 R10 H1 H15 |V| =15V |V| =15V |V| =15V |VGB| = 15V |VGB| = 12V VGB = -0.3 to 15.5V VGB = -0.3 to 12V 0V (ground)
Operating Range
Operating range defines the limits between which the functioning is guaranteed. Electrical limits of applied signals are given in the operating condition section.
Operating Precautions
Shorting one of the video outputs to one of the input pins even temporarily, can permanently damage the output amplifier. Due to MPP mode or negative voltages, image zone clocks and readout registers do not include ESD protection. To avoid degradation, the TH7899M device should be handled with a grounded bracelet and stored on a conductive layer used for shipment.
Operating Conditions
Table 1. DC Characteristics
Parameter VS (1 to 4) VDD (1 to 4) VSS VGS (1 to 4) VDR (1 to 4) VDE (A and B)
See "Pin-out/Pin Designation" on page 23.
Min.
Typ. 0V
Max.
Notes
14.5V 0V 3.7 13V/14.5V 5.5V
(1)
15V 0V 4V 13.5V/15V 6V
(1)
15.5V
4.3V 14V/15.5V 6.5V
(1)
2V for MPP mode (option)
VGL (1 to 4) 0.7V/11.7V(1) 1V/12V(1) 1.3V/12.3V(1) 0V/12V for MPP mode (option) Note: 1. VG L = 12V and VDR = 15V is only when using a summing mode to optimize saturation level. The reference level (VS) of an unused output amplifier can be disconnected to avoid the consumption of this amplifier.
7
2201A-IMAGE-02/02
Table 2. Drive Clock Characteristics
Parameter P1,2,4 Low High P3 Low High T (A and B) Low High L Low High -2.5V +5.5V -3V +6V -3.5V +6.5V -11V +3.5V -9V +4V -8.5V +5V -8V for MPP mode (option) +3V for MPP mode (option) For each A and B readout register and after having tied the different clocks in two clocks L1 and L2 and in the non MPP mode (in the MPP mode the L clock capacitances are roughly 30% higher) -11V 0V -9V 0.3V -8.5V 0.6V CTA = CTB < 100 pF -11V +3.5V -9V +4V -8.5V +4.5V Min. Typ. Max. Notes For each A,B,C and D zones, the capacitances to drive are: CP1 = CP3 = 10 nF CP2 = CP4 = 13 nF
L1
100 pF 400 pF
L2
400 pF
S (1 to 4) Low High R (1 to 4) Low High 0V +9V 0.3V +10V 0.6V +11V -2.5V +5.5V -3V +6V 3.5V +6.5V
-8V for MPP mode (option) +3V for MPP mode (option) For each summing gate: CS < 50 pF For each reset gate: CR < 20 pF
8
TH7899M
2201A-IMAGE-02/02
2201A-IMAGE-02/02
Main Operating Modes and Selection Table for Vertical Transfer Number (vnb) and for Horizontal Transfer Number (hnb)
VERTICAL TRANSFERS
1040 TRANSFERS MINIMUM 1560 TRANSFERS MINIMUM 520 TRANSFERS MINIMUM 1040 TRANSFERS MINIMUM
2080 TRANSFERS MINIMUM
2080 TRANSFERS MINIMUM
vnb=2080
MODES 5-6-15 :
F PA1=F PB1=F PC1=F PD1=F A F PA4=F PB4=F PC2=F PD2=F B F PA3=F PB3=F PC3=F PD3=F C F PA2=F PB2=F PC4=F PD4=F D F TA=F A F PA3=F PB3=F MC F PC3=F PD3=F PC F PA2=F PB2=F MD F PC2=F PD2=F PD F TA=F MA F TB=F PA (or low level) F TA=F MA F TB=F MA F PA2=F PD4=F MD F PC4=F PB2=F PD F PA3=F PD3=F MC F PC3=F PB3=F PC F TB=F A F TB=F A F PA2=F PB4=F PC4=F PD4=F D F TA=F A F PA3=F PB3=F PC3=F PD3=F C F PA4=F PB2=F PC2=F PD2=F B PB1=F MA PD1=F PA PB4=F MB PD4=F PB PD1=F MA PB1=F PA PD2=F MB PD4=F PB F PA1=F F PC1=F F PA4=F F PC2=F F PA1=F PB1=F PC1=F PD1=F A
vnb=2080
MODES 7-8-16 : MODES 9-10-17 : MODES 11-12-18 :
vnb=1040
vnb=1560
vnb=1040
vnb=520
MODES 1-2-13 :
MODES 3-4-14 :
F PA1=F PB1=F PC1=F PD1=F A
F PA1=F PB1=F PC1=F PD1=F A
F PA2=F PB2=F PC2=F PD2=F B
F PA2=F PB2=F PC2=F PD2=F D
F A, F B, F C, and F D correspond to the clocks described in the timing diagram page 10 in case of full frame timing. F PA, F PB, F PC, F PD, F MA, F MB, F MC, F MD correspond to the clocks described in the timing diagram page 13 in case of frame transfer timing with memory zone. F L1, F L2, correspond to the clocks described in the timing diagram page 10.
F PA3=F PB3=F PC3=F PD3=F C
F PA3=F PB3=F PC3=F PD3=F C
F PA4=F PB4=F PC4=F PD4=F D F TA=Low level
F PA4=F PB4=F PC4=F PD4=F B F TA=F A
F PA1=F F PC1=F F PA4=F F PC4=F
F TB=F A
F TB=Low level
vnb and hnb are respectively the vertical transfer number and the horizontal transfer number which shall be repeated in the timing diagram described page 10. The unused horizontal clocks (F L, F S, F R) shall be stated to their high level.
3
Mode 5 Mode 3 Mode 7 Mode 9
A
4
3
4
3 3 4 3 4 3
4
4
Mode 11
2078 PIXEL PERIODS
hnb=2078
MODES 3-5-7-9-11 :
F LA1=F LA4=F LA5=F L1 F LA2=F LA3=F LA6=F L2
Mode 1
MODES 1-5-7-9-11 :
1 4 3
Mode 6 Mode 4 Mode 8
2 4 3 4 3
1
B 2 1 1 2 1 2
2 4
1 3
Mode 12
2 4
F LB1=F LB4=F LB5=F L1 F LB2=F LB3=F LB6=F L2
3
A
4
3
2078 PIXEL PERIODS
hnb=2078
MODES 4-6-8-10-12 :
F LA1=F LA3=F LA6=F L1 F LA2=F LA4=F LA5=F L2
Mode 2
Mode 10
MODES 2-6-8-10-12 :
1 1 3
Mode 15 Mode 14
2 2 4 3 4
1
B 2 1
2 4
Mode 16
1 3
2 4
1 3
Mode 18 Mode 17
2 4
F LB1=F LB3=F LB6=F L1 F LB2=F LB4=F LB5=F L2
HORIZONTAL TRANSFERS
1054 PIXEL PERIODS
3
A
4
3
hnb=1054
MODES 14-15-16-17-18 :
F LA1=F LA3=F LA5=F L1 F LA2=F LA4=F LA6=F L2
Mode 13
MODES 13-15-16-17-18 :
1
2
1
B 2 1
2
1
2
1
2
1
2
F LB1=F LB4=F LB6=F L1 F LB2=F LB3=F LB5=F L2
TH7899M
Only when using specific device with optical shield (on request)
9
Timing Diagram
Full Frame Timing Diagram (Without Memory Zone)
Readout time Treadout 100 ns min Cleaning period see note 1 Exposure time see figure 5 100 ns min Vertical tranfer of one line see figure 6 Horizontal summation x vs see figure 7 x hs x hnb/(hs+2) minimum x vnb/(vs+1) minimum (can be continued until exposure time signal appears) return to exposure time as soon as vnb (vs+1) min vertical transfers are over or when exposure time signal is clocked 100 ns min 100 ns min no delay 100 ns min 100 ns min Horizontal transfer of one pixel / readout see figure 8 The video line comprises: * 18 inactive prescans * 7 dark references * 5 isolation elements * 2048 useful pixels (1 output) or 1024 useful pixels (2 or 4 outputs)
Summation options: vs = number of vertical summation (vs = 1 to sum 2 lines in the readout register), hs = number of horizontal summation (hs = 0 to sum 2 pixels in the S gate, only add the timing diagram once of figure 10), vnb and hnb are defined according to the chosen operating mode in "" on page 9.
Note: 1. Cleaning period consists of emptying the image zone of all charges created by thermal generation. To achieve such cleaning, the readout time Treadout defined in the above diagram shall be used. Nevertheless, it is possible to reduce cleaning time of the image zone by accumulating several lines in the output register (Figure 7) before reading out the resulting signal (Figure 9). The number of accumulated lines is limited by the readout register saturation level.
10
TH7899M
2201A-IMAGE-02/02
TH7899M
Figure 6. Exposure Time
Figure 7. Vertical Transfer of One Line
11
2201A-IMAGE-02/02
Figure 8. Horizontal Pixel Summation on S Gate (Two Adjacent Pixel Summation)
Figure 9. Horizontal Transfer Period and Readout
12
TH7899M
2201A-IMAGE-02/02
TH7899M
Frame Transfer Timing (With Memory Zone(s) )
Exposure time 100 ns min Cleaning period see note 1 Vertical tranfer of one line from the memory zone to the readout register see figure 9 x vs Horizontal summation see figure 10 x hs x hnb/(hs+2) minimum x vnb/(vs+1) minimum 100 ns min 100 ns min no delay 100 ns min Horizontal transfer of one pixel / readout see figure 11 100 ns min Vertical transfer of one line from the image zone to the memory zone see figure 12 x nbv minimum
Memory zone cleaning see note 2
The video line comprises: * * * * 18 inactive prescans 7 dark references 5 isolation elements 2048 useful pixels (readout through one output) or 1024 useful pixels (readout through 2 or 4 outputs)
Summation options: vs = number of vertical summation (vs = 1 to sum 2 lines in the readout register), hs = number of horizontal summation (hs = 0 to sum 2 pixels in the S gate, only add the timing diagram once of figure 10), vnb and hnb are defined according to the chosen operating mode in "" on page 9.
Notes: 1. Cleaning period consists of emptying the image zone of all charges created by thermal generation. To achieve such cleaning, the vertical transfer of all of the image zone to the memory zone shall be clocked according to the diagram shown in figure 12. 2. Memory zone cleaning period consists of emptying the memory zone of all charges created by thermal generation. To achieve such cleaning, the vertical transfer from the memory zone to the readout register shall be clocked according to the diagram shown in figure 9. Nevertheless, it is possible to reduce cleaning time of the memory zone by accumulating several lines in the readout register (figure 9) before reading out the resulting line signal (see figure 11). The number of accumulated lines is limited by the output register saturation level.
13
2201A-IMAGE-02/02
Figure 10. Vertical Transfer of One Line From the Memory Zone to the Readout Register
Figure 11. Horizontal Pixel Summation on S Gate (Two Adjacent Pixel Summation)
14
TH7899M
2201A-IMAGE-02/02
TH7899M
Figure 12. Horizontal Transfer Period and Readout
Figure 13. Vertical Transfer of One Line from the Image Zone to the Memory Zone
15
2201A-IMAGE-02/02
Electrical Performance
Table 3. Static And Dynamic Electrical Characteristics
Value Parameter DC Output Level(1) Output Impedance
(1)
Symbol Vref Zout IDD
Min
Typ 10.5
Max
Unit V
Remarks VDR = 13.5V; VS = 0V
200
230 10
250
mA VDD = 15V; VDR = 13.5V; VS = 0V
Output Amplifier Supply Current(2) Charge to Voltage Conversion Factor With VGL = 1V and VDR = 13.5V With VGL = 12V and VDR = 15V Image Zone To Readout Register Frequency
CVF1 CVF2 FV
6.6 4.2
7 4.5 100 5
7.4 4.7 180 20
V/e V/ekHz MHz
For Standard Mode For Binning Mode Without Reduction Of Saturation Charge
Readout Register And Reset FH Frequency Notes: 1. Measured on VOS1 VOS2 VOS3 and VOS4. 2. Measured in each VDD pin.
Electrooptical Performance
General measurement conditions (unless specified): * * * * TC = 25C (package temperature). Vertical transfer frequency FV = 100 kHz. Horizontal transfer frequency and output frequency FH = 5 MHz. 3200K halogen lamp + 2 mm BG38 filter + F/3.5 aperture.
Illumination conditions:
Table 4. Electro-optical Performance Characteristics
Value Parameter Saturation Output Voltage Without Binning Saturation Charge of Elementary Pixel Without Binning Saturation Charge of Readout Registers Saturation Charge of Summing Gates S Saturation Level on the Output Node With VGL = 1V and VDR = 13.5V With VGL = 12V and VDR = 15V Symbol VSAT Min 1.4 Typ 1.9 Max Unit V Remarks
(1)
QSAT
220 320 550
270 360 630
kekeke-
(1)
(2)
(2)
(3)
280 530
300 570
keke-
For Standard Mode For Binning Mode
16
TH7899M
2201A-IMAGE-02/02
TH7899M
Table 4. Electro-optical Performance Characteristics (Continued)
Value Parameter Rms Output Amplifier Noise With a Bandwidth of 80MHz With a Bandwidth < 5MHz Dark Current MPP Mode Non MPP Mode Dynamic Range Exposure Time =10 ms Readout Time = 2s, FV = 100 kHz Readout Through One Output Photo-response Non Uniformity, Dark Signal Non Uniformity, Exposure Time = 10 ms, Readout Time = 2s, FV = 100 kHz Readout Through One Output Horizontal Transfer Efficiency Vertical Transfer Efficiency Contrast Transfer Function at Nyquist Frequency Responsivity Linearity Error Flatness (Peak To Peak) Notes: Symbol N1 N2 I01 I02 Min Typ 20 5 25 0.6 30 1 Max Unit eepA/cm2 nA/cm2 Remarks
(4)
Output Frequency = 20 MHz Output Frequency < 1 MHz T = 25C T = 25C
SNR
9800
T = 25C, Without Binning(5)
PRNU
1
2.5
% VOS
DSNU
2.2
3
mV
T = 25C
1 -H 1 -V CTF R LE
0.99993 0.99998
0.99997 0.99999 67 8.5 <1 13 20 % V/J/cm2 % m
(6)
With BG38 Filter Without Binning
1. Saturation level is the maximum charge level before vertical transfer efficiency degradation (out of specification). 2. Saturation level is the maximum charge level before horizontal transfer efficiency degradation (out of specification). 3. Saturation level on output node can be optimized by running the readout register in MPP mode. Nevertheless, such a method implies that the capacitances of the L clocks are roughly 30% higher. 4. Measured with the Correlated Double Sampling (CDS). 5. Dynamic range is defined by the ratio of the saturation level to the temporal rms noise in darkness. 6. With a horizontal frequency maximum of 20 MHz, this value will be improved when decreasing this frequency.
Figure 14. Typical Spectral Response
50
40 Quantum efficiency (%)
30
20
10
0 400
500
600
700 Wavelength (nm)
800
900
1000
17
2201A-IMAGE-02/02
Figure 15. Typical Dynamic Range for Different Operating Conditions
The dynamic range is defined by the ratio of the saturation level to the temporal rms noise in darkness. The increase of dynamic range with the vertical frequency is due to the reduction of dark current when the vertical frequency increases (in particular reduction of transfer time where the device is no longer in the MPP mode).
Operating Mode Conditions 1 Conditions 1bis Conditions 2 Conditions 3 Conditions 4 Conditions 4bis Conditions 5 Number of Used Outputs 1 1 4 4 1 1 1 Output Frequency (MHz) per Output 20 20 20 10 5 5 2 Exposure Time (ms) 50 100 50 50 10 2000 10
For output frequencies lower than 20 MHz/output, it is recommended to cut-off the output amplifier bandwidth by means of an off chip capacitance so as to minimize amplifier noise. To do so the output amplifier bandwidth has to be adjusted at 5 times the output frequency. The results given above take into account this optimization of amplifier noise.
18
TH7899M
2201A-IMAGE-02/02
TH7899M
Figure 16. Typical Dark Current Noise with Respect to the Temperature for Different Operating Conditions
All results have been calculated with a vertical frequency of 100 kHz.
Operating Mode Conditions 1 Conditions 1bis Conditions 2 Conditions 3 Conditions 4 Conditions 4bis Conditions 5 Number of Used Outputs 1 1 4 4 1 1 1 Output Frequency (MHz) per Output 20 20 20 10 5 5 2 Exposure Time (ms) 50 100 50 50 10 2000 10
19
2201A-IMAGE-02/02
Preliminary Image Grade Specifications
Image quality grades are available: * * * Grade H, ordering code TH7899MCRH Grade T, ordering code TH7899MCRT Grade E, ordering code TH7899MCRE
These image quality grades are guaranteed at 25C and provide a good image for applications at ambient temperature. Operating temperature range: 0C to = 70C.
Blemish Definition
*
Column: It is one pixel in width and 7 pixel high defect whose height is constant with light level.
*
Blemish: There are usually three types of blemishes: - - White defect, dependent on temperature, as dark signal: its amplitude doubles for every 8 to 10C temperature rise. Black defect, not dependent on temperature, but whose amplitude is proportional to the mean output voltage.
White defects are specified in darkness, at +25C Black defects are specified under illumination, as a percentage of mean illumination up to VSAT/2 min independently of temperature. Traps are specified as defects (white + black) in darkness, at +25C.
Image Grade Specifications
is the amplitude of video signal of blemishes. Eg: 20% < For amplitude < 20%, pixel is not a blemish. Z1 is a square area, whose side is half of the height of the image zone, centered in the image zone. Z2 is the rest of the image zone. Image grade is measured on VOS output signal, with 4 outputs operating mode (1s integration time in darkness, 100 kHz vertical frequency and 5 MHz horizontal frequency). Illumination conditions: 3200K Halogen lamp + BG38 filter + F/3.5.
H Grade
Z1 Type (White to Black) Pixels affected by blemishes Area maximum (pixels) Amplitude Column number maximum Amplitude White defects in darkness at 25C 30 2x2 > 40 mV 0 > 2 mV 20%< | | 0 10% < || > 40 mV 0 > 2 mV Defects at VSAT/2 Z1 + Z2 White defects in darkness at 25C 150 2x2 20%< | | 0 10% < || Defects at VSAT/2
20
TH7899M
2201A-IMAGE-02/02
TH7899M
T Grade
Z1 Type (White or Black) Pixels affected by blemishes Area maximum (pixels) Amplitude Column number maximum Amplitude White defects in darkness at 25C 150 2x2 > 40 mV 0 > 2 mV 20% < || 5 10% < || > 40 mV 0 > 2 mV Defects at VSAT/2 Z1 + Z2 White defects in darkness at 25C 600 2x2 20%< || 20 10% < || Defects at VSAT/2
E Grade
Z1 Type (White or Black) Pixels affected by blemishes Area maximum (pixels) Amplitude Column number maximum Amplitude White defects in darkness at 25C 600 5x5 > 40 mV 3 > 2 mV 20%< || 10 10% < || > 40 mV 10 > 2 mV Defects at VSAT/2 Z1 + Z2 White defects in darkness at 25C 2000 5x5 20%< || 40 10% < || Defects at VSAT/2
21
2201A-IMAGE-02/02
Outline Drawing
The chip center is located at package center.
41.500.42 33.000.33
5
21.00
3.170.30
4
2.00
2
38.00 Y=35.260.1
Vos3
Vos4
3 Ztop=2.070.25
Zbot=2.700.23
Top view
O0.460.05 (82x) Vos2
1
6 4
Vos1
X = 6.420.1 35.560.20 (2.54 x 14) 2.540.13 15 14 13 12 11 10 9 8 7654 3 21 A B C D E F G H J K L M N P R
5
1.50.1 4.570.25
4.770.45
1 2 3
Glass window Die and photosensitive area Optical distance Ztop between external face of the window and photosensitive area Mechanical references/ die positionneing (first pixels) Pin n A1 index Co-ordinates X,Y,Z of the first active and photosensitive pixel on VOS1 output.
30.000.30
25.000.25
4
5 6
Dimensions in mm
Metallic plane connected to Vss pins (must be grounded on electronic board)
2.970.25
22
TH7899M
2201A-IMAGE-02/02
TH7899M
Pin-out/Pin Designation
Pin n R6, R5, P4, P5, P6, P7 A10, A11, B12, B11, B10, B9 R4, R7, A9, A12 M1, M15, D1, D15 L1, L15, E1, E15 N1, N15, C1, C15 R1, R15, A1, A15 P1, P15, B1, B15 K1, K15, F1, F15 P2, P14, B2, B14 B5, B6, A5, A6 B4, B7, A4, A7 P12, P9, R12, R9, P11, P10, R11, R10 H15, H1 A2, R14 A3, A8, A13, A14, B3, B8, B13, G1, G15, J1, J15, P3, P8, P13, R2, R3, R8, R13
Symbol LB1, LB2, LB3, LB4, LB5, LB6 LA1, LA2, LA3, LA4, LA5, LA6 S1, S@, S3, S4 VGL1, VGL2, VGL3, VGL4 VGS1, VGS2, VGS3, VGS4 VOS1, VOS2, VOS3, VOS4 VDD1, VDD2, VDD3, VDD4 VS1, VS2, VS3, VS4 R1, R2, R3, R4 VDR1, VDR2, VDR3, VDR4 PA1, PA2, PA3, PA4 PB1, PB2, PB3, PB4 PC1, PC2, PC3, PC4 PD1, PD2, PD3, PD4 TA, TB VDEA, VDEB VSS
Designation B readout register clocks A readout register clocks Summing clocks of the output 1, 2, 3 and 4 Readout gate bias of the output 1, 2, 3 and 4 Output gate bias of the output 1, 2, 3 and 4 Output signal video 1, 2, 3 and 4 Output amplifier drain supply of the output 1, 2, 3 and 4 Output amplifier source bias of the output 1, 2, 3 and 4 Reset clocks of the output 1, 2, 3 and 4 Reset bias of the output 1, 2, 3 and 4 A image zone clocks B image zone clocks C image zone clocks D image zone clocks Transfer gate from the image zone to the readout registers A and B respectively Shield drain Substrate bias
23
2201A-IMAGE-02/02
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600
Atmel Operations
Memory
Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314 Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314 Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60
RF/Automotive
Europe
Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500 Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369 Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581
Microcontrollers
Atmel Heilbronn Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340 Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759
Asia
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
ASIC/ASSP/Smart Cards
Japan
Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01 Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759 Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743
Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
(c) Atmel Corporation 2002. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems. ATMEL (R) is the registered trademarks of Atmel. Other terms and product names may be the trademarks of others. Printed on recycled paper.
2201A-IMAGE-02/02 0M


▲Up To Search▲   

 
Price & Availability of TH7899M

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X