 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| -top view- c-mos laser data control (gate array) * * * * * il16 CXD8939AQ (1/2) 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20 pin
no. i/o signal pin
no. i/o signal pin
no. i/o signal pin
no. i/o signal 21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40 41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60 61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80 i
i
i
? i
i
? i
i
i
? ? ? o
o
i
o
o
i
o ? ? o
? ? ? i
i
i
i
? i
? i
i
i
i
i
? ? o
? ? o
i
? ? o
o
i
? ? o
o
i
i
i
? ? i i
? i
i
i
? o
o
? i
i
? ? ? i
i
i
i
i
i dpeak t
ms0 t
ms1 t
v dd
clkin t
datain t
v ss
nddi t
dlci t
dldi t
v dd
v ss (fix)
v ss
data t
clk t
ndci t
bias t
ptrn t
acts t
wbias t v ss
v dd
wdata t
v ss
v dd
v ss
cs
wr
cd7
cd6
v ss
cd5
v dd (fix)
cd4
cd3
cd2
cd1
cd0
v ss
v ss wdata n
v dd
v ss
wbias n
acts n
v ss
v ss
ptrn n
bias n
ndci n
v ss
v ss (fix)
clk n
data n
dldi n
dlci n
nddi n
v ss
v dd
datain n clkin n
v ss
ms1 n
ms0 n
dpeak n
v ss
pef t
pef n
v ss
res
oe
v ss
v dd (fix)
v ss
ad0
ad1
ad2
ckph t
ckph n
actm v dd = +5v
v ss = gnd 1 10 20 24 25 30 40 41 50 60 64 65 70 80 v dd v ss v dd v ss v ss v ss v dd v ss v dd v ss v ss v dd v ss v ss v dd v ss v ss v ss v ss v ss v ss v dd v ss v ss v ss v ss v dd v ss
actm acts n acts t ad0-2 cd0-7 ckph n ckph t clkin n clkin t cs datain n datain t dlci n dlci t dldi n dldi t dpeak n dpeak t ms0 n ms0 t ms1 n ms1 t ndci n ndci t nddi n nddi t oe res wr input output CXD8939AQ (2/2) ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ac test mode ac test signal n-ch ac test signal t-ch cpu address cpu data clock phase n-ch clock phase t-ch clock input n-ch clock input t-ch chip select data input n-ch data input t-ch delayed clock input n-ch delayed clock input t-ch delayed data input n-ch delayed data input t-ch data peak n-ch data peak t-ch mode select 0 n-ch mode select 0 t-ch mode select 1 n-ch mode select 1 t-ch no delayed clock input n-ch no delayed clock input t-ch no delayed data input n-ch no delayed data input t-ch output enable reset write enable bias n bias t clk n clk t data n data t pef n pef t ptrn n ptrn t wbias n wbias t wdata n wdata t ; ; ; ; ; ; ; ; ; ; ; ; ; ; bias output n-ch bias output t-ch clock output n-ch clock output t-ch data output n-ch data output t-ch pulse existing flag n-ch pulse existing flag t-ch pulse train output n-ch pulse train output t-ch write bias output n-ch write bias output t-ch write data output n-ch write data output t-ch |
Price & Availability of CXD8939AQ
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |